SlideShare a Scribd company logo

Polyteda: Power DRC/LVS, October 2016

•
•
O
Oleksandra Nazola

Overview of advanced solution for physical verification of ICs. Power DRC/LVS

Technology
1 of 21
Download to read offline
October 2016 PowerDRC/LVS Overview of advanced solution for physical verification of ICs
PV background2  Physical Verification (PV) is a step in microchip design. A layout of new device is checked to find and fix errors before actual manufacturing  The check is done by special EDA software - Design Rule Check (DRC) tool  Missing error on this stage leads to creating malfunctioned microchip and cost multi-million dollar losses for semiconductor manufacturers  Another major factor is time. PV is one of the longest stages in design process. It can takes several days for DRC tool to make just one iteration on modern super large microchips.
Corporate background 3 Fastest & most accurate DRC technology and cloud-ready PV-flow Founded in 2009. Privately held by KM Core (www.kmcore.com) World-wide presence:  Headquarters, R&D and technical support team resides in Kiev, Ukraine  Sales & Marketing provided by TEKSTART LLC (US, Taiwan, Israel, Japan)  Sales in India region provided by Cadre Design System  Business Development provided by Borsch Ventures
PowerDRC/LVS capabilities4 DRC - design rules checking in layout LVS – layout vs schematic verification NVN – schematic vs schematic netlists comparison ERC – custom electrical rules checking (depends on foundry requirements) XOR – full layer-by-layer comparison between two layouts QuickDiff – diffing of layout versions to ensure ECO (engineering change order) Filler layers generation Support of antenna rules, density rules, pads, latches and other special rules Graphical visualization of DRC violations or XOR discrepancies LVS cross-probing, highlighting of extraction errors and shorted nets
5 Patent-pending One-Shot™ processing Window Scanning Unleash Using Core technology Strip processing for multi-CPU Hierarchical processing of cell arrays One-shot Processing Unique, encapsulation of rules, layers & operations
PowerDRC™ 6 The main idea of PowerDRC/LVS is to speed up the process of physical verification by using One-Shot™ processing that delivers maximum CPU efficiency per one rule check Silicon-proven: 250nm, 180nm, 130nm, 90nm, 65nm, 40nm Effective at 32nm and 28nm Fastest and most accurate native flat DRC engine on the market Predictable performance and behavior Multi-CPU and hierarchical operations for linear performance gain
Parallel processing 7 PowerDRC benefits from parallel processing of: independent groups of rules (blocks) independent parts of layout (strips) Parallel tasks may be run in multi-CPU mode on: a single host multi host grids like Platform LSF or SGE/OGE NEFELUS cloud service custom cloud platform Scalability proven on 2-64 CPUs
QuickDiff When a small change is made to a design near tapeout (often called ECO - engineering change order), the design team may want to make sure - by means of DIFF - that that was the only change made. 8
PowerDRC™- Performance on 1-32x CPUs 9
PowerDRC™- Performance on 1-32x CPUs (cont.) 10
Performance of XOR operation in multi-CPU mode 11
Performance of QuickDiff + XOR 12
PowerLVS™ 13 Supports 7 effective comparison algorithms applied automatically and dynamically depending on the type of encountered blocks to ensure accuracy at the highest level of performance Silicon-proven: 250nm, 180nm, 130nm, 90nm, 65nm, 40nm Predictable performance and behavior Supports extraction of array instances to get up to 10x performance increase Provides Multi-label, Floating-label, Hier cells and Open nets reports Graphical debug is provided by PowerRDE and Short Finder utility
PowerLVS performance Process node: 40nmLP; Hard IP: analog, logic gates and memory cells, ~ 380 million physical gates Extraction of all devices: 11 hrs + 5 more hrs for output Comparison: 12.5 hrs Total LVS time: 28.5 hrs using 1 CPU core and 128 GB of RAM Process node: 4um Hard IP: LCD 1280x960: analog IP and pixel cell array, ~ 50 million physical gates Extraction of all devices: 2 min Comparison: 1 hr and 50 min Total LVS time: 1 hr and 52 min using 1 CPU and 8 GB of RAM 14
Unique features Advantages from using efficient FLAT engine natively Extremely efficient usage of hardware resources (RAM, cache, CPU load) Predictable performance 15
Run and Debug Environment (PowerRDE) 16 Allows user to: Adjust DRC and LVS run parameters Save them in a run configuration file Read a saved configuration Run PowerDRC/LVS View run progress Review results Debug violations, etc.
PowerDRC/LVS integration 18 PowerDRC/LVS has interoperability with: Cadence Virtuoso – CDBA and OA Synopsys Laker – Native AWR Analog Office - Native KLayout – Native Symica DE – Native and OA
Supported technology nodes 20 Sign-off Available upon request UMC IHP Silanna AMS L Foundry 40nm: G & LP 65nm: LL, LP & SP 180nm: G & LL 250nm 130nm 250nm (GX, FX) S35 150nm MOSIS SCMOS 500-180nm • To check availability of other rule sets please contact POLYTEDA directly • Migration from the most of competitive rule sets is a matter of days
To get hand-on experience Order trial version of PowerDRC/LVS online at: www.polyteda.com/contact-us/submitrequest • PowerDRC/LVS 2.2.1 – is officially available from POLYTEDA since June 17, 2016 • Try cloud version of PowerDRC/LVS as SaaS on NEFELUS Cloud - www.nefelus.com 21
Licensing details • PowerDRC/LVS is licensed on per-CPU basis separately for DRC and LVS • PowerRDE GUI cockpit requires its own license (PowerRDE) • Filler layers generation feature (PowerFIL) requires its own license • XOR and QuickDiff operations (PowerLVL) require their own license • Licensing employs FlexLM license manager • Licenses are bound either to hostID (MAC-address) or disk serial number or dongle flexID • Usual license duration is 1 year • Licenses are valid for all minor version updates but not for major ones, i.e. license for 2.2 is valid for 2.2.1 but not for 2.3 • Short-term licenses may be granted for trial purposes 22
Support policy • POLYTEDA is ready to provide offline (email) technical support based on additional Support and Maintenance Agreement (available). • In urgent cases a hot fix version may be sent to the customer as soon as the issue is solved. 23

Recommended

Physical design
Physical design Physical design
Physical design Mantra VLSI
 
Physical Verification Design.pdf
Physical Verification Design.pdfPhysical Verification Design.pdf
Physical Verification Design.pdfAhmed Abdelazeem
 
Flip Chip technology
Flip Chip technologyFlip Chip technology
Flip Chip technologyMantra VLSI
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : IntroductionUsha Mehta
 
GUI for DRV fix in ICC2
GUI for DRV fix in ICC2GUI for DRV fix in ICC2
GUI for DRV fix in ICC2Prashanth Chokkarapu
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flowRajendra Kumar
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...VLSI SYSTEM Design
 

Recommended

Physical design
Physical design Physical design
Physical design Mantra VLSI
 
Physical Verification Design.pdf
Physical Verification Design.pdfPhysical Verification Design.pdf
Physical Verification Design.pdfAhmed Abdelazeem
 
Flip Chip technology
Flip Chip technologyFlip Chip technology
Flip Chip technologyMantra VLSI
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : IntroductionUsha Mehta
 
GUI for DRV fix in ICC2
GUI for DRV fix in ICC2GUI for DRV fix in ICC2
GUI for DRV fix in ICC2Prashanth Chokkarapu
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flowRajendra Kumar
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...VLSI SYSTEM Design
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Usha Mehta
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1SUNODH GARLAPATI
 
Powerplanning
PowerplanningPowerplanning
PowerplanningVLSI SYSTEM Design
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOWPurvi Medawala
 
Physical design
Physical design Physical design
Physical design Manjunath hosmani
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design pptAnil Yadav
 
Logic synthesis with synopsys design compiler
Logic synthesis with synopsys design compilerLogic synthesis with synopsys design compiler
Logic synthesis with synopsys design compilernaeemtayyab
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notesDr.YNM
 
Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2SUNODH GARLAPATI
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messagesMujahid Mohammed
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignRajesh_navandar
 
Low Power Techniques
Low Power TechniquesLow Power Techniques
Low Power Techniqueskeshava murali
 
Session 2,3 FPGAs
Session 2,3 FPGAsSession 2,3 FPGAs
Session 2,3 FPGAsSubhash Iyer
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-completeMurali Rai
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and AlgorithmsDeiptii Das
 
Back end[1] debdeep
Back end[1] debdeepBack end[1] debdeep
Back end[1] debdeepSandeep Patil
 
Low Power VLSI Design
Low Power VLSI DesignLow Power VLSI Design
Low Power VLSI DesignMahesh Dananjaya
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design slpinjare
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor LogicSudhanshu Janwadkar
 
Placement
PlacementPlacement
Placementyogesh kumar
 
Clock gating
Clock gatingClock gating
Clock gatingMahi
 

More Related Content

What's hot

Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Usha Mehta
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1SUNODH GARLAPATI
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design pptAnil Yadav
 
Logic synthesis with synopsys design compiler
Logic synthesis with synopsys design compilerLogic synthesis with synopsys design compiler
Logic synthesis with synopsys design compilernaeemtayyab
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notesDr.YNM
 
Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2SUNODH GARLAPATI
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messagesMujahid Mohammed
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignRajesh_navandar
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-completeMurali Rai
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and AlgorithmsDeiptii Das
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design slpinjare
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 

What's hot (20)

Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1
 
Powerplanning
PowerplanningPowerplanning
Powerplanning
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOW
 
Physical design
Physical design Physical design
Physical design
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design ppt
 
Logic synthesis with synopsys design compiler
Logic synthesis with synopsys design compilerLogic synthesis with synopsys design compiler
Logic synthesis with synopsys design compiler
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notes
 
Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messages
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC Design
 
Low Power Techniques
Low Power TechniquesLow Power Techniques
Low Power Techniques
 
Session 2,3 FPGAs
Session 2,3 FPGAsSession 2,3 FPGAs
Session 2,3 FPGAs
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
 
Back end[1] debdeep
Back end[1] debdeepBack end[1] debdeep
Back end[1] debdeep
 
Low Power VLSI Design
Low Power VLSI DesignLow Power VLSI Design
Low Power VLSI Design
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerations
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 

Viewers also liked

Clock gating
Clock gatingClock gating
Clock gatingMahi
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical designDeiptii Das
 
Placement in VLSI Design
Placement in VLSI DesignPlacement in VLSI Design
Placement in VLSI DesignTeam-VLSI-ITMU
 

Viewers also liked (6)

Placement
PlacementPlacement
Placement
 
Clock gating
Clock gatingClock gating
Clock gating
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical design
 
Clock Gating
Clock GatingClock Gating
Clock Gating
 
Placement in VLSI Design
Placement in VLSI DesignPlacement in VLSI Design
Placement in VLSI Design
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
 

Similar to Polyteda: Power DRC/LVS, October 2016

POLYTEDA: Power DRC/LVS, June 2017
POLYTEDA: Power DRC/LVS, June 2017POLYTEDA: Power DRC/LVS, June 2017
POLYTEDA: Power DRC/LVS, June 2017Oleksandra Nazola
 
Polyteda Power DRC/LVS July 2016
Polyteda Power DRC/LVS July 2016Polyteda Power DRC/LVS July 2016
Polyteda Power DRC/LVS July 2016Oleksandra Nazola
 
PowerDRC/LVS 2.2 released by POLYTEDA
PowerDRC/LVS 2.2 released by POLYTEDAPowerDRC/LVS 2.2 released by POLYTEDA
PowerDRC/LVS 2.2 released by POLYTEDAAlexander Grudanov
 
PowerDRC/LVS 2.0.1 released by POLYTEDA
PowerDRC/LVS 2.0.1 released by POLYTEDAPowerDRC/LVS 2.0.1 released by POLYTEDA
PowerDRC/LVS 2.0.1 released by POLYTEDAAlexander Grudanov
 
POLYTEDA PowerDRC/LVS overview
POLYTEDA PowerDRC/LVS overviewPOLYTEDA PowerDRC/LVS overview
POLYTEDA PowerDRC/LVS overviewAlexander Grudanov
 
Sharing High-Performance Interconnects Across Multiple Virtual Machines
Sharing High-Performance Interconnects Across Multiple Virtual MachinesSharing High-Performance Interconnects Across Multiple Virtual Machines
Sharing High-Performance Interconnects Across Multiple Virtual Machinesinside-BigData.com
 
Inside Microsoft's FPGA-Based Configurable Cloud
Inside Microsoft's FPGA-Based Configurable CloudInside Microsoft's FPGA-Based Configurable Cloud
Inside Microsoft's FPGA-Based Configurable Cloudinside-BigData.com
 
2011-11-03 Intelligence Community Cloud Users Group
2011-11-03 Intelligence Community Cloud Users Group2011-11-03 Intelligence Community Cloud Users Group
2011-11-03 Intelligence Community Cloud Users GroupShawn Wells
 
Inside Microsoft's FPGA-Based Configurable Cloud
Inside Microsoft's FPGA-Based Configurable CloudInside Microsoft's FPGA-Based Configurable Cloud
Inside Microsoft's FPGA-Based Configurable Cloudinside-BigData.com
 
Ceph Day Seoul - AFCeph: SKT Scale Out Storage Ceph
Ceph Day Seoul - AFCeph: SKT Scale Out Storage Ceph Ceph Day Seoul - AFCeph: SKT Scale Out Storage Ceph
Ceph Day Seoul - AFCeph: SKT Scale Out Storage Ceph Ceph Community
 
Introduction to architecture exploration
Introduction to architecture explorationIntroduction to architecture exploration
Introduction to architecture explorationDeepak Shankar
 
OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017Radisys Corporation
 
Plan with confidence: Route to a successful Do178c multicore certification
Plan with confidence: Route to a successful Do178c multicore certificationPlan with confidence: Route to a successful Do178c multicore certification
Plan with confidence: Route to a successful Do178c multicore certificationMassimo Talia
 
HiPEAC Computing Systems Week 2022_Mario Porrmann presentation
HiPEAC Computing Systems Week 2022_Mario Porrmann presentationHiPEAC Computing Systems Week 2022_Mario Porrmann presentation
HiPEAC Computing Systems Week 2022_Mario Porrmann presentationVEDLIoT Project
 
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)Ontico
 
20141111_SOS3_Gallo
20141111_SOS3_Gallo20141111_SOS3_Gallo
20141111_SOS3_GalloAndrea Gallo
 

Similar to Polyteda: Power DRC/LVS, October 2016 (20)

POLYTEDA: Power DRC/LVS, June 2017
POLYTEDA: Power DRC/LVS, June 2017POLYTEDA: Power DRC/LVS, June 2017
POLYTEDA: Power DRC/LVS, June 2017
 
Polyteda Power DRC/LVS July 2016
Polyteda Power DRC/LVS July 2016Polyteda Power DRC/LVS July 2016
Polyteda Power DRC/LVS July 2016
 
PowerDRC/LVS 2.2 released by POLYTEDA
PowerDRC/LVS 2.2 released by POLYTEDAPowerDRC/LVS 2.2 released by POLYTEDA
PowerDRC/LVS 2.2 released by POLYTEDA
 
PowerDRC/LVS 2.0.1 released by POLYTEDA
PowerDRC/LVS 2.0.1 released by POLYTEDAPowerDRC/LVS 2.0.1 released by POLYTEDA
PowerDRC/LVS 2.0.1 released by POLYTEDA
 
PowerDRC/LVS 2.0 Overview
PowerDRC/LVS 2.0 OverviewPowerDRC/LVS 2.0 Overview
PowerDRC/LVS 2.0 Overview
 
POLYTEDA PowerDRC/LVS overview
POLYTEDA PowerDRC/LVS overviewPOLYTEDA PowerDRC/LVS overview
POLYTEDA PowerDRC/LVS overview
 
Sharing High-Performance Interconnects Across Multiple Virtual Machines
Sharing High-Performance Interconnects Across Multiple Virtual MachinesSharing High-Performance Interconnects Across Multiple Virtual Machines
Sharing High-Performance Interconnects Across Multiple Virtual Machines
 
Inside Microsoft's FPGA-Based Configurable Cloud
Inside Microsoft's FPGA-Based Configurable CloudInside Microsoft's FPGA-Based Configurable Cloud
Inside Microsoft's FPGA-Based Configurable Cloud
 
2011-11-03 Intelligence Community Cloud Users Group
2011-11-03 Intelligence Community Cloud Users Group2011-11-03 Intelligence Community Cloud Users Group
2011-11-03 Intelligence Community Cloud Users Group
 
Inside Microsoft's FPGA-Based Configurable Cloud
Inside Microsoft's FPGA-Based Configurable CloudInside Microsoft's FPGA-Based Configurable Cloud
Inside Microsoft's FPGA-Based Configurable Cloud
 
Ceph Day Seoul - AFCeph: SKT Scale Out Storage Ceph
Ceph Day Seoul - AFCeph: SKT Scale Out Storage Ceph Ceph Day Seoul - AFCeph: SKT Scale Out Storage Ceph
Ceph Day Seoul - AFCeph: SKT Scale Out Storage Ceph
 
Introduction to architecture exploration
Introduction to architecture explorationIntroduction to architecture exploration
Introduction to architecture exploration
 
OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017
 
No[1][1]
No[1][1]No[1][1]
No[1][1]
 
SudheerV_resume_a
SudheerV_resume_aSudheerV_resume_a
SudheerV_resume_a
 
Plan with confidence: Route to a successful Do178c multicore certification
Plan with confidence: Route to a successful Do178c multicore certificationPlan with confidence: Route to a successful Do178c multicore certification
Plan with confidence: Route to a successful Do178c multicore certification
 
Building a Router
Building a RouterBuilding a Router
Building a Router
 
HiPEAC Computing Systems Week 2022_Mario Porrmann presentation
HiPEAC Computing Systems Week 2022_Mario Porrmann presentationHiPEAC Computing Systems Week 2022_Mario Porrmann presentation
HiPEAC Computing Systems Week 2022_Mario Porrmann presentation
 
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)
 
20141111_SOS3_Gallo
20141111_SOS3_Gallo20141111_SOS3_Gallo
20141111_SOS3_Gallo
 

Recently uploaded

Tata AIG General Insurance Company - Insurer Innovation Award 2024
Tata AIG General Insurance Company - Insurer Innovation Award 2024Tata AIG General Insurance Company - Insurer Innovation Award 2024
Tata AIG General Insurance Company - Insurer Innovation Award 2024The Digital Insurer
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)Gabriella Davis
 
Scaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organizationScaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organizationRadu Cotescu
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerThousandEyes
 
Partners Life - Insurer Innovation Award 2024
Partners Life - Insurer Innovation Award 2024Partners Life - Insurer Innovation Award 2024
Partners Life - Insurer Innovation Award 2024The Digital Insurer
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoffsammart93
 
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdfUnderstanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdfUK Journal
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfsudhanshuwaghmare1
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc
 
Real Time Object Detection Using Open CV
Real Time Object Detection Using Open CVReal Time Object Detection Using Open CV
Real Time Object Detection Using Open CVKhem
 
🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘RTylerCroy
 
Developing An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of BrazilDeveloping An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of BrazilV3cube
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerThousandEyes
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century educationjfdjdjcjdnsjd
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processorsdebabhi2
 
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)wesley chun
 
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024The Digital Insurer
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Drew Madelung
 
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Miguel Araújo
 
Advantages of Hiring UIUX Design Service Providers for Your Business
Advantages of Hiring UIUX Design Service Providers for Your BusinessAdvantages of Hiring UIUX Design Service Providers for Your Business
Advantages of Hiring UIUX Design Service Providers for Your BusinessPixlogix Infotech
 

Recently uploaded (20)

Tata AIG General Insurance Company - Insurer Innovation Award 2024
Tata AIG General Insurance Company - Insurer Innovation Award 2024Tata AIG General Insurance Company - Insurer Innovation Award 2024
Tata AIG General Insurance Company - Insurer Innovation Award 2024
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
 
Scaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organizationScaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organization
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Partners Life - Insurer Innovation Award 2024
Partners Life - Insurer Innovation Award 2024Partners Life - Insurer Innovation Award 2024
Partners Life - Insurer Innovation Award 2024
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdfUnderstanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
Real Time Object Detection Using Open CV
Real Time Object Detection Using Open CVReal Time Object Detection Using Open CV
Real Time Object Detection Using Open CV
 
🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘
 
Developing An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of BrazilDeveloping An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of Brazil
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)
 
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
 
Advantages of Hiring UIUX Design Service Providers for Your Business
Advantages of Hiring UIUX Design Service Providers for Your BusinessAdvantages of Hiring UIUX Design Service Providers for Your Business
Advantages of Hiring UIUX Design Service Providers for Your Business
 

Polyteda: Power DRC/LVS, October 2016

  • 1. October 2016 PowerDRC/LVS Overview of advanced solution for physical verification of ICs
  • 2. PV background2  Physical Verification (PV) is a step in microchip design. A layout of new device is checked to find and fix errors before actual manufacturing  The check is done by special EDA software - Design Rule Check (DRC) tool  Missing error on this stage leads to creating malfunctioned microchip and cost multi-million dollar losses for semiconductor manufacturers  Another major factor is time. PV is one of the longest stages in design process. It can takes several days for DRC tool to make just one iteration on modern super large microchips.
  • 3. Corporate background 3 Fastest & most accurate DRC technology and cloud-ready PV-flow Founded in 2009. Privately held by KM Core (www.kmcore.com) World-wide presence:  Headquarters, R&D and technical support team resides in Kiev, Ukraine  Sales & Marketing provided by TEKSTART LLC (US, Taiwan, Israel, Japan)  Sales in India region provided by Cadre Design System  Business Development provided by Borsch Ventures
  • 4. PowerDRC/LVS capabilities4 DRC - design rules checking in layout LVS – layout vs schematic verification NVN – schematic vs schematic netlists comparison ERC – custom electrical rules checking (depends on foundry requirements) XOR – full layer-by-layer comparison between two layouts QuickDiff – diffing of layout versions to ensure ECO (engineering change order) Filler layers generation Support of antenna rules, density rules, pads, latches and other special rules Graphical visualization of DRC violations or XOR discrepancies LVS cross-probing, highlighting of extraction errors and shorted nets
  • 5. 5 Patent-pending One-Shot™ processing Window Scanning Unleash Using Core technology Strip processing for multi-CPU Hierarchical processing of cell arrays One-shot Processing Unique, encapsulation of rules, layers & operations
  • 6. PowerDRC™ 6 The main idea of PowerDRC/LVS is to speed up the process of physical verification by using One-Shot™ processing that delivers maximum CPU efficiency per one rule check Silicon-proven: 250nm, 180nm, 130nm, 90nm, 65nm, 40nm Effective at 32nm and 28nm Fastest and most accurate native flat DRC engine on the market Predictable performance and behavior Multi-CPU and hierarchical operations for linear performance gain
  • 7. Parallel processing 7 PowerDRC benefits from parallel processing of: independent groups of rules (blocks) independent parts of layout (strips) Parallel tasks may be run in multi-CPU mode on: a single host multi host grids like Platform LSF or SGE/OGE NEFELUS cloud service custom cloud platform Scalability proven on 2-64 CPUs
  • 8. QuickDiff When a small change is made to a design near tapeout (often called ECO - engineering change order), the design team may want to make sure - by means of DIFF - that that was the only change made. 8
  • 10. PowerDRC™- Performance on 1-32x CPUs (cont.) 10
  • 11. Performance of XOR operation in multi-CPU mode 11
  • 13. PowerLVS™ 13 Supports 7 effective comparison algorithms applied automatically and dynamically depending on the type of encountered blocks to ensure accuracy at the highest level of performance Silicon-proven: 250nm, 180nm, 130nm, 90nm, 65nm, 40nm Predictable performance and behavior Supports extraction of array instances to get up to 10x performance increase Provides Multi-label, Floating-label, Hier cells and Open nets reports Graphical debug is provided by PowerRDE and Short Finder utility
  • 14. PowerLVS performance Process node: 40nmLP; Hard IP: analog, logic gates and memory cells, ~ 380 million physical gates Extraction of all devices: 11 hrs + 5 more hrs for output Comparison: 12.5 hrs Total LVS time: 28.5 hrs using 1 CPU core and 128 GB of RAM Process node: 4um Hard IP: LCD 1280x960: analog IP and pixel cell array, ~ 50 million physical gates Extraction of all devices: 2 min Comparison: 1 hr and 50 min Total LVS time: 1 hr and 52 min using 1 CPU and 8 GB of RAM 14
  • 15. Unique features Advantages from using efficient FLAT engine natively Extremely efficient usage of hardware resources (RAM, cache, CPU load) Predictable performance 15
  • 16. Run and Debug Environment (PowerRDE) 16 Allows user to: Adjust DRC and LVS run parameters Save them in a run configuration file Read a saved configuration Run PowerDRC/LVS View run progress Review results Debug violations, etc.
  • 17. PowerDRC/LVS integration 18 PowerDRC/LVS has interoperability with: Cadence Virtuoso – CDBA and OA Synopsys Laker – Native AWR Analog Office - Native KLayout – Native Symica DE – Native and OA
  • 18. Supported technology nodes 20 Sign-off Available upon request UMC IHP Silanna AMS L Foundry 40nm: G & LP 65nm: LL, LP & SP 180nm: G & LL 250nm 130nm 250nm (GX, FX) S35 150nm MOSIS SCMOS 500-180nm • To check availability of other rule sets please contact POLYTEDA directly • Migration from the most of competitive rule sets is a matter of days
  • 19. To get hand-on experience Order trial version of PowerDRC/LVS online at: www.polyteda.com/contact-us/submitrequest • PowerDRC/LVS 2.2.1 – is officially available from POLYTEDA since June 17, 2016 • Try cloud version of PowerDRC/LVS as SaaS on NEFELUS Cloud - www.nefelus.com 21
  • 20. Licensing details • PowerDRC/LVS is licensed on per-CPU basis separately for DRC and LVS • PowerRDE GUI cockpit requires its own license (PowerRDE) • Filler layers generation feature (PowerFIL) requires its own license • XOR and QuickDiff operations (PowerLVL) require their own license • Licensing employs FlexLM license manager • Licenses are bound either to hostID (MAC-address) or disk serial number or dongle flexID • Usual license duration is 1 year • Licenses are valid for all minor version updates but not for major ones, i.e. license for 2.2 is valid for 2.2.1 but not for 2.3 • Short-term licenses may be granted for trial purposes 22
  • 21. Support policy • POLYTEDA is ready to provide offline (email) technical support based on additional Support and Maintenance Agreement (available). • In urgent cases a hot fix version may be sent to the customer as soon as the issue is solved. 23