SlideShare una empresa de Scribd logo
1 de 23
Descargar para leer sin conexión
Prototypage virtuel à partir de
          SysML


Loïc Fejoz, RtaW <loic.fejoz@realtimeatwork.com>
David Guihal, ALYOTECH Innovation




RTS'10
01/04/2010, Paris




                               http://www.realtimeatwork.com
Cycle de vie du
               développement
                                             P
  S                conformité                 T



           S       conformité           P
                                         T


                                                    S Spécification
               S   conformité   P
                                    T               P Produit

                                                    T Testcase
                        P
  Besoin d'informations contextuelles implicites.
  Tests de conformité lors de la V&V.

20/04/10                                                 2
Ingénierie dirigée par les
         modèles

M              T            Conformité           P




       M           T       Conformité        P


                                                     M   Modèle
           M           T   Conformité    P
                                                     P   Produit

                              P                      T   Testcase
Première vérification des tests lors                     Simulation
de la descente par simulation.                           numérique
Le contexte doit être le plus explicite possible.
20/04/10                                                 3
Pourquoi SysML?

                  ?
                        ?   I-deas TMG Thermal       ?
Exigences


           ?

                                    ?


                Catia                            SimElectronics
                                 Modelica
Problème de         ?                            ?
maintenance de la
cohérence des modèles.
20/04/10                                                 4
Ingénierie dirigée par LE
            modèle

                 Exigences    I-deas TMG Thermal




                             Modèle
                             SysML


         Catia                              SimElectronics
                              Modelica
SysML, la lingua franca
de l'ingénieur système.
Le modèle comme référence formelle
des exigences.
  20/04/10                                         5
Bénéfices
 ●
     Meilleure maturité de la conception grâce
     aux simulations numériques
 ●
     Exploration de solutions alternatives facilitée
 ●
     Time-to-market réduit
 ●
     Maintenance long terme facilitée
     (Indépendance vis à vis des outils et des
     technologies)
 ●
     Formalisme partagée entre les métiers
 ●
     Spécifications non ambiguës
20/04/10                                      6
Qu'est SysML?
 ●
     UML simplifié
 ●
     avec le vocabulaire de l'ingénieur
     système
 ●
     Et adapté :
      ●
           Composition de blocs internes, Flow-port
      ●
           Contraintes paramétriques
      ●
           Exigences
 ●
     Normalisé par l'OMG        (Object Management Group)


20/04/10                                              7
Block Diagram Definition




20/04/10             8
Internal Block Diagram




20/04/10                9
Parametric Diagram




20/04/10                    10
Package Diagram




SysML n'est pas une
méthode !
Cette organisation
provient du retour
d'expérience de
TopCased.
Conforme EIA-632.

 20/04/10                     11
9 diagrammes
 ●
     Définition de bloc (≈ UML Class Diagram)
 ●
     Définition de bloc interne (nouveau)
 ●
     Paramétrique (nouveau)
 ●
     Package (=UML)
 ●
     Activité (≈UML)
 ●
     État (=UML)
 ●
     Séquence (=UML)
 ●
     Cas d'utilisation (=UML)
 ●
     Exigence (nouveau)
20/04/10                                        12
Extension de SysML :
             Profils
 ●
     MARTE
      ●
           Real-Time / Embedded
      ●
           Allocation
      ●
           Measurement (précisions sur les valeurs)
 ●
     UML Testing Profile (description des tests)
 ●
     SysML4Modelica


 ●
     SysML4VhdlAms ?
20/04/10                                         13
Extension de SysML :
           Librairies
 ●
     Librairie standard
      ●
           SysML standard ValueType (Real, Complex) !
      ●
           Units (à venir)


                   Reste beaucoup à faire !
             cf librairies Vhdl-Ams et Modelica



20/04/10                                        14
Outils
 ●
     Melody™ : SysML Parametric Solver for
     IBM Rational Rhapsody
 ●
     ParaMagic™ : SysML Parametrics for
     MagicDraw
 ●
     OpenModelica MDT : ModelicaML code
     generator Eclipse plugins
 ●
     SysML-Companion : simulable models
     generator from SysML

20/04/10                                  15
Démo
             SysML-Companion
                             The SysML model


                             Simulation trace




 RtaW SysML-Companion


   Vhdl-Ams
                 Vhdl-Ams
     (as an
                 simulator
execution model)

  20/04/10                               16
Merci pour votre
              attention




20/04/10                      17
SysML-Companion
               à l'usage

 Les planches suivantes illustrent
 l'utilisation de SysML-Companion
 lors de la conception d'un circuit
  électronique simple utilisant à la
        fois de l'analogique et du
               numérique.


20/04/10                        18
Le circuit




20/04/10                19
convertisseur
       numérique/analogique




       Le composant   Son comportement




20/04/10                             20
Comportement du
             convertisseur




                     Les lois de Kirchhoff



                          La contrainte
                          sur la
                          conversion



20/04/10                           21
Conversion Vhdl-Ams
---------- ENTITY DECLARATION DAConvertor ------
ENTITY DAConvertor IS

    PORT(TERMINAL p : Electrical;
      TERMINAL m : Electrical;
      SIGNAL input : IN BIT);
END ENTITY DAConvertor;

---------- ARCHITECTURE DECLARATION behav ------
ARCHITECTURE behav OF DAConvertor IS

        QUANTITY v_out ACROSS i_out THROUGH p TO m;
BEGIN
        IF (input='0') USE
           v_out == -2.0;
        ELSE
           v_out == 2.0;
        END USE;
        BREAK ON input;
END ARCHITECTURE behav;
20/04/10                                              22
Simulation numérique
            Entrée (numérique) du convertisseur

Tension aux bornes du convertisseur




Tension aux bornes de la résistance




Tension aux bornes de la bobine




 20/04/10                                         23

Más contenido relacionado

Destacado

Modelisation agile 03122011
Modelisation agile  03122011Modelisation agile  03122011
Modelisation agile 03122011agnes_crepet
 
Pitfalls of Object Oriented Programming by SONY
Pitfalls of Object Oriented Programming by SONYPitfalls of Object Oriented Programming by SONY
Pitfalls of Object Oriented Programming by SONYAnaya Medias Swiss
 
SysML adoption in France
SysML adoption in FranceSysML adoption in France
SysML adoption in FrancePascal Roques
 
Model Transformation: A survey of the state of the art
Model Transformation: A survey of the state of the artModel Transformation: A survey of the state of the art
Model Transformation: A survey of the state of the artTom Mens
 
OCL Integration and Code Generation
OCL Integration and Code GenerationOCL Integration and Code Generation
OCL Integration and Code GenerationEdward Willink
 
Timing verification of automotive communication architecture using quantile ...
Timing verification of automotive communication  architecture using quantile ...Timing verification of automotive communication  architecture using quantile ...
Timing verification of automotive communication architecture using quantile ...RealTime-at-Work (RTaW)
 
Environnement de développement de bases de données
Environnement de développement de bases de donnéesEnvironnement de développement de bases de données
Environnement de développement de bases de donnéesISIG
 
OCCIware Contribution to the EU consultation on Cloud Computing Research Inno...
OCCIware Contribution to the EU consultation on Cloud Computing Research Inno...OCCIware Contribution to the EU consultation on Cloud Computing Research Inno...
OCCIware Contribution to the EU consultation on Cloud Computing Research Inno...OCCIware
 
Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...
Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...
Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...Edward Willink
 
La &amp; edm in practice
La &amp; edm in practiceLa &amp; edm in practice
La &amp; edm in practicebharati k
 
OCCIware: extensible and standard-based XaaS platform to manage everything in...
OCCIware: extensible and standard-based XaaS platform to manage everything in...OCCIware: extensible and standard-based XaaS platform to manage everything in...
OCCIware: extensible and standard-based XaaS platform to manage everything in...OCCIware
 
Collaboration and Governance of Open Source Projects
Collaboration and Governance of Open Source ProjectsCollaboration and Governance of Open Source Projects
Collaboration and Governance of Open Source ProjectsJordi Cabot
 
النشاط العلمي - الكهرباء
النشاط العلمي  -   الكهرباءالنشاط العلمي  -   الكهرباء
النشاط العلمي - الكهرباءErradi Mohamed
 
01072013 e governance
01072013 e governance01072013 e governance
01072013 e governancebharati k
 
Modeling the OCL Standard Library
Modeling the OCL Standard LibraryModeling the OCL Standard Library
Modeling the OCL Standard LibraryEdward Willink
 
Design Thinking Assignment
Design Thinking AssignmentDesign Thinking Assignment
Design Thinking AssignmentSalma ES-Salmani
 

Destacado (20)

Modelisation agile 03122011
Modelisation agile  03122011Modelisation agile  03122011
Modelisation agile 03122011
 
Pitfalls of Object Oriented Programming by SONY
Pitfalls of Object Oriented Programming by SONYPitfalls of Object Oriented Programming by SONY
Pitfalls of Object Oriented Programming by SONY
 
Java vs .Net
Java vs .NetJava vs .Net
Java vs .Net
 
SysML adoption in France
SysML adoption in FranceSysML adoption in France
SysML adoption in France
 
Model Transformation: A survey of the state of the art
Model Transformation: A survey of the state of the artModel Transformation: A survey of the state of the art
Model Transformation: A survey of the state of the art
 
OCL Integration and Code Generation
OCL Integration and Code GenerationOCL Integration and Code Generation
OCL Integration and Code Generation
 
Timing verification of automotive communication architecture using quantile ...
Timing verification of automotive communication  architecture using quantile ...Timing verification of automotive communication  architecture using quantile ...
Timing verification of automotive communication architecture using quantile ...
 
Environnement de développement de bases de données
Environnement de développement de bases de donnéesEnvironnement de développement de bases de données
Environnement de développement de bases de données
 
OCCIware Contribution to the EU consultation on Cloud Computing Research Inno...
OCCIware Contribution to the EU consultation on Cloud Computing Research Inno...OCCIware Contribution to the EU consultation on Cloud Computing Research Inno...
OCCIware Contribution to the EU consultation on Cloud Computing Research Inno...
 
OCL 2.5 plans
OCL 2.5 plansOCL 2.5 plans
OCL 2.5 plans
 
What fUML can bring to MBSE?
What fUML can bring to MBSE?What fUML can bring to MBSE?
What fUML can bring to MBSE?
 
Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...
Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...
Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...
 
La &amp; edm in practice
La &amp; edm in practiceLa &amp; edm in practice
La &amp; edm in practice
 
OCCIware: extensible and standard-based XaaS platform to manage everything in...
OCCIware: extensible and standard-based XaaS platform to manage everything in...OCCIware: extensible and standard-based XaaS platform to manage everything in...
OCCIware: extensible and standard-based XaaS platform to manage everything in...
 
Collaboration and Governance of Open Source Projects
Collaboration and Governance of Open Source ProjectsCollaboration and Governance of Open Source Projects
Collaboration and Governance of Open Source Projects
 
النشاط العلمي - الكهرباء
النشاط العلمي  -   الكهرباءالنشاط العلمي  -   الكهرباء
النشاط العلمي - الكهرباء
 
01072013 e governance
01072013 e governance01072013 e governance
01072013 e governance
 
Modeling the OCL Standard Library
Modeling the OCL Standard LibraryModeling the OCL Standard Library
Modeling the OCL Standard Library
 
Design Thinking Assignment
Design Thinking AssignmentDesign Thinking Assignment
Design Thinking Assignment
 
The OCLforUML Profile
The OCLforUML ProfileThe OCLforUML Profile
The OCLforUML Profile
 

Similar a Prototypage virtuel à partir de SysML

Présentation acb morin final 180912
Présentation acb morin final 180912Présentation acb morin final 180912
Présentation acb morin final 180912Hautdidier Florence
 
SysML (Valtech Days 2008)
SysML (Valtech Days 2008)SysML (Valtech Days 2008)
SysML (Valtech Days 2008)Pascal Roques
 
Accélérer le développement produit via la simulation dans le Cloud avec SimScale
Accélérer le développement produit via la simulation dans le Cloud avec SimScaleAccélérer le développement produit via la simulation dans le Cloud avec SimScale
Accélérer le développement produit via la simulation dans le Cloud avec SimScaleSimScale
 
Diapo zig bee_amin_jan11_final
Diapo zig bee_amin_jan11_finalDiapo zig bee_amin_jan11_final
Diapo zig bee_amin_jan11_finalAmin Ferjani
 
Le_Grafcet _G7.pdf
Le_Grafcet _G7.pdfLe_Grafcet _G7.pdf
Le_Grafcet _G7.pdfafefmabrouki
 
03 jus 2011 11 15 bilan2 011
03 jus 2011 11 15 bilan2 01103 jus 2011 11 15 bilan2 011
03 jus 2011 11 15 bilan2 011OpenCascade
 
CV_Akram_Malak_Fr
CV_Akram_Malak_FrCV_Akram_Malak_Fr
CV_Akram_Malak_FrAkram Malak
 
Cornefert Guy Michel Fr
Cornefert Guy Michel FrCornefert Guy Michel Fr
Cornefert Guy Michel Frgmcornefert
 
aide Festo Fluidsim
aide Festo Fluidsimaide Festo Fluidsim
aide Festo Fluidsimyouri59490
 
Release note de 3D_Evolution 4.6
Release note de 3D_Evolution 4.6Release note de 3D_Evolution 4.6
Release note de 3D_Evolution 4.6CORETECHNOLOGIE
 
Introduction rapide à 'objet et à UML
Introduction rapide à 'objet et  à UML Introduction rapide à 'objet et  à UML
Introduction rapide à 'objet et à UML Mireille Blay-Fornarino
 
Réutilisation de code entre Windows 8 et Windows Phone 8.
Réutilisation de code entre Windows 8 et Windows Phone 8.Réutilisation de code entre Windows 8 et Windows Phone 8.
Réutilisation de code entre Windows 8 et Windows Phone 8.Microsoft
 
Support soutenance PFE 11 juillet 2016 - EMSI - SIEMENS - Université de Borde...
Support soutenance PFE 11 juillet 2016 - EMSI - SIEMENS - Université de Borde...Support soutenance PFE 11 juillet 2016 - EMSI - SIEMENS - Université de Borde...
Support soutenance PFE 11 juillet 2016 - EMSI - SIEMENS - Université de Borde...Soufiane KALLIDA
 
Introduction colloque ALPI sur la maquette numérique
Introduction colloque ALPI sur la maquette numériqueIntroduction colloque ALPI sur la maquette numérique
Introduction colloque ALPI sur la maquette numériqueALPI
 
Présentation Ippon DGA Liferay Symposium 2011
Présentation Ippon DGA Liferay Symposium 2011Présentation Ippon DGA Liferay Symposium 2011
Présentation Ippon DGA Liferay Symposium 2011Ippon
 
Gestion de s.a.s revue n°1 2
Gestion de s.a.s revue n°1 2Gestion de s.a.s revue n°1 2
Gestion de s.a.s revue n°1 2pisto33
 
Exemple introductif ou tutoriel de RSTAB - logiciel de calcul de structure
Exemple introductif ou tutoriel de RSTAB - logiciel de calcul de structure Exemple introductif ou tutoriel de RSTAB - logiciel de calcul de structure
Exemple introductif ou tutoriel de RSTAB - logiciel de calcul de structure Grégoire Dupont
 

Similar a Prototypage virtuel à partir de SysML (20)

Présentation acb morin final 180912
Présentation acb morin final 180912Présentation acb morin final 180912
Présentation acb morin final 180912
 
SysML (Valtech Days 2008)
SysML (Valtech Days 2008)SysML (Valtech Days 2008)
SysML (Valtech Days 2008)
 
Accélérer le développement produit via la simulation dans le Cloud avec SimScale
Accélérer le développement produit via la simulation dans le Cloud avec SimScaleAccélérer le développement produit via la simulation dans le Cloud avec SimScale
Accélérer le développement produit via la simulation dans le Cloud avec SimScale
 
Agl2012
Agl2012Agl2012
Agl2012
 
Diapo zig bee_amin_jan11_final
Diapo zig bee_amin_jan11_finalDiapo zig bee_amin_jan11_final
Diapo zig bee_amin_jan11_final
 
Le_Grafcet _G7.pdf
Le_Grafcet _G7.pdfLe_Grafcet _G7.pdf
Le_Grafcet _G7.pdf
 
03 jus 2011 11 15 bilan2 011
03 jus 2011 11 15 bilan2 01103 jus 2011 11 15 bilan2 011
03 jus 2011 11 15 bilan2 011
 
CV_Akram_Malak_Fr
CV_Akram_Malak_FrCV_Akram_Malak_Fr
CV_Akram_Malak_Fr
 
Cornefert Guy Michel Fr
Cornefert Guy Michel FrCornefert Guy Michel Fr
Cornefert Guy Michel Fr
 
aide Festo Fluidsim
aide Festo Fluidsimaide Festo Fluidsim
aide Festo Fluidsim
 
Release note de 3D_Evolution 4.6
Release note de 3D_Evolution 4.6Release note de 3D_Evolution 4.6
Release note de 3D_Evolution 4.6
 
Introduction rapide à 'objet et à UML
Introduction rapide à 'objet et  à UML Introduction rapide à 'objet et  à UML
Introduction rapide à 'objet et à UML
 
Réutilisation de code entre Windows 8 et Windows Phone 8.
Réutilisation de code entre Windows 8 et Windows Phone 8.Réutilisation de code entre Windows 8 et Windows Phone 8.
Réutilisation de code entre Windows 8 et Windows Phone 8.
 
Support soutenance PFE 11 juillet 2016 - EMSI - SIEMENS - Université de Borde...
Support soutenance PFE 11 juillet 2016 - EMSI - SIEMENS - Université de Borde...Support soutenance PFE 11 juillet 2016 - EMSI - SIEMENS - Université de Borde...
Support soutenance PFE 11 juillet 2016 - EMSI - SIEMENS - Université de Borde...
 
Introduction colloque ALPI sur la maquette numérique
Introduction colloque ALPI sur la maquette numériqueIntroduction colloque ALPI sur la maquette numérique
Introduction colloque ALPI sur la maquette numérique
 
Présentation Ippon DGA Liferay Symposium 2011
Présentation Ippon DGA Liferay Symposium 2011Présentation Ippon DGA Liferay Symposium 2011
Présentation Ippon DGA Liferay Symposium 2011
 
Systeme embarque
Systeme embarqueSysteme embarque
Systeme embarque
 
Gestion de s.a.s revue n°1 2
Gestion de s.a.s revue n°1 2Gestion de s.a.s revue n°1 2
Gestion de s.a.s revue n°1 2
 
Hug janvier 2016 -EDF
Hug   janvier 2016 -EDFHug   janvier 2016 -EDF
Hug janvier 2016 -EDF
 
Exemple introductif ou tutoriel de RSTAB - logiciel de calcul de structure
Exemple introductif ou tutoriel de RSTAB - logiciel de calcul de structure Exemple introductif ou tutoriel de RSTAB - logiciel de calcul de structure
Exemple introductif ou tutoriel de RSTAB - logiciel de calcul de structure
 

Más de RealTime-at-Work (RTaW)

What are the relevant differences between Asynchronous (ATS) and Credit Based...
What are the relevant differences between Asynchronous (ATS) and Credit Based...What are the relevant differences between Asynchronous (ATS) and Credit Based...
What are the relevant differences between Asynchronous (ATS) and Credit Based...RealTime-at-Work (RTaW)
 
TSN Timing QoS Mechanisms: What Did We Learn over the Past 10 Years?
TSN Timing QoS Mechanisms: What Did We Learn over the Past 10 Years?TSN Timing QoS Mechanisms: What Did We Learn over the Past 10 Years?
TSN Timing QoS Mechanisms: What Did We Learn over the Past 10 Years?RealTime-at-Work (RTaW)
 
Time-Predictable Communication in Service-Oriented Architecture - What are th...
Time-Predictable Communication in Service-Oriented Architecture - What are th...Time-Predictable Communication in Service-Oriented Architecture - What are th...
Time-Predictable Communication in Service-Oriented Architecture - What are th...RealTime-at-Work (RTaW)
 
Strategies for End-to-End Timing Guarantees in a Centralized Software Defined...
Strategies for End-to-End Timing Guarantees in a Centralized Software Defined...Strategies for End-to-End Timing Guarantees in a Centralized Software Defined...
Strategies for End-to-End Timing Guarantees in a Centralized Software Defined...RealTime-at-Work (RTaW)
 
Signal-Oriented ECUs in a Centralized Service-Oriented Architecture: Scalabil...
Signal-Oriented ECUs in a Centralized Service-Oriented Architecture: Scalabil...Signal-Oriented ECUs in a Centralized Service-Oriented Architecture: Scalabil...
Signal-Oriented ECUs in a Centralized Service-Oriented Architecture: Scalabil...RealTime-at-Work (RTaW)
 
Do We Really Need TSN in Next-Generation Helicopters? Insights From a Case-Study
Do We Really Need TSN in Next-Generation Helicopters? Insights From a Case-StudyDo We Really Need TSN in Next-Generation Helicopters? Insights From a Case-Study
Do We Really Need TSN in Next-Generation Helicopters? Insights From a Case-StudyRealTime-at-Work (RTaW)
 
QoS-Predictable SOA on TSN: Insights from a Case-Study
QoS-Predictable SOA on TSN: Insights from a Case-StudyQoS-Predictable SOA on TSN: Insights from a Case-Study
QoS-Predictable SOA on TSN: Insights from a Case-StudyRealTime-at-Work (RTaW)
 
Simulation-Based Fault Injection as a Verification Oracle for the Engineering...
Simulation-Based Fault Injection as a Verification Oracle for the Engineering...Simulation-Based Fault Injection as a Verification Oracle for the Engineering...
Simulation-Based Fault Injection as a Verification Oracle for the Engineering...RealTime-at-Work (RTaW)
 
Practical Use Cases for Ethernet Redundancy
Practical Use Cases for Ethernet RedundancyPractical Use Cases for Ethernet Redundancy
Practical Use Cases for Ethernet RedundancyRealTime-at-Work (RTaW)
 
Towards Computer-Aided, Iterative TSN-and Ethernet-based E/E Architecture Design
Towards Computer-Aided, Iterative TSN-and Ethernet-based E/E Architecture DesignTowards Computer-Aided, Iterative TSN-and Ethernet-based E/E Architecture Design
Towards Computer-Aided, Iterative TSN-and Ethernet-based E/E Architecture DesignRealTime-at-Work (RTaW)
 
Early-stage Bottleneck Identification and Removal in TSN Networks
Early-stage Bottleneck Identification and Removal in TSN NetworksEarly-stage Bottleneck Identification and Removal in TSN Networks
Early-stage Bottleneck Identification and Removal in TSN NetworksRealTime-at-Work (RTaW)
 
Early-stage topological and technological choices for TSN-based communication...
Early-stage topological and technological choices for TSN-based communication...Early-stage topological and technological choices for TSN-based communication...
Early-stage topological and technological choices for TSN-based communication...RealTime-at-Work (RTaW)
 
Insights into the performance and configuration of TCP in Automotive Ethernet...
Insights into the performance and configuration of TCP in Automotive Ethernet...Insights into the performance and configuration of TCP in Automotive Ethernet...
Insights into the performance and configuration of TCP in Automotive Ethernet...RealTime-at-Work (RTaW)
 
Insights on the Performance and Configuration of AVB and TSN in Automotive Ap...
Insights on the Performance and Configuration of AVB and TSN in Automotive Ap...Insights on the Performance and Configuration of AVB and TSN in Automotive Ap...
Insights on the Performance and Configuration of AVB and TSN in Automotive Ap...RealTime-at-Work (RTaW)
 
Timing verification of real-time automotive Ethernet networks: what can we ex...
Timing verification of real-time automotive Ethernet networks: what can we ex...Timing verification of real-time automotive Ethernet networks: what can we ex...
Timing verification of real-time automotive Ethernet networks: what can we ex...RealTime-at-Work (RTaW)
 
Insights on the Configuration and Performances of SOME/IP Service Discovery
Insights on the Configuration and Performances of SOME/IP Service DiscoveryInsights on the Configuration and Performances of SOME/IP Service Discovery
Insights on the Configuration and Performances of SOME/IP Service DiscoveryRealTime-at-Work (RTaW)
 
CAN in Automotive Applications: a Look Forward
CAN in Automotive Applications: a Look ForwardCAN in Automotive Applications: a Look Forward
CAN in Automotive Applications: a Look ForwardRealTime-at-Work (RTaW)
 
PEGASE – a robust and efficient tool for worst-case network traversal time ev...
PEGASE – a robust and efficient tool for worst-case network traversal time ev...PEGASE – a robust and efficient tool for worst-case network traversal time ev...
PEGASE – a robust and efficient tool for worst-case network traversal time ev...RealTime-at-Work (RTaW)
 
Automotive communication systems: from dependability to security
Automotive communication systems: from dependability to securityAutomotive communication systems: from dependability to security
Automotive communication systems: from dependability to securityRealTime-at-Work (RTaW)
 

Más de RealTime-at-Work (RTaW) (20)

What are the relevant differences between Asynchronous (ATS) and Credit Based...
What are the relevant differences between Asynchronous (ATS) and Credit Based...What are the relevant differences between Asynchronous (ATS) and Credit Based...
What are the relevant differences between Asynchronous (ATS) and Credit Based...
 
TSN Timing QoS Mechanisms: What Did We Learn over the Past 10 Years?
TSN Timing QoS Mechanisms: What Did We Learn over the Past 10 Years?TSN Timing QoS Mechanisms: What Did We Learn over the Past 10 Years?
TSN Timing QoS Mechanisms: What Did We Learn over the Past 10 Years?
 
Time-Predictable Communication in Service-Oriented Architecture - What are th...
Time-Predictable Communication in Service-Oriented Architecture - What are th...Time-Predictable Communication in Service-Oriented Architecture - What are th...
Time-Predictable Communication in Service-Oriented Architecture - What are th...
 
Strategies for End-to-End Timing Guarantees in a Centralized Software Defined...
Strategies for End-to-End Timing Guarantees in a Centralized Software Defined...Strategies for End-to-End Timing Guarantees in a Centralized Software Defined...
Strategies for End-to-End Timing Guarantees in a Centralized Software Defined...
 
Signal-Oriented ECUs in a Centralized Service-Oriented Architecture: Scalabil...
Signal-Oriented ECUs in a Centralized Service-Oriented Architecture: Scalabil...Signal-Oriented ECUs in a Centralized Service-Oriented Architecture: Scalabil...
Signal-Oriented ECUs in a Centralized Service-Oriented Architecture: Scalabil...
 
Do We Really Need TSN in Next-Generation Helicopters? Insights From a Case-Study
Do We Really Need TSN in Next-Generation Helicopters? Insights From a Case-StudyDo We Really Need TSN in Next-Generation Helicopters? Insights From a Case-Study
Do We Really Need TSN in Next-Generation Helicopters? Insights From a Case-Study
 
QoS-Predictable SOA on TSN: Insights from a Case-Study
QoS-Predictable SOA on TSN: Insights from a Case-StudyQoS-Predictable SOA on TSN: Insights from a Case-Study
QoS-Predictable SOA on TSN: Insights from a Case-Study
 
Simulation-Based Fault Injection as a Verification Oracle for the Engineering...
Simulation-Based Fault Injection as a Verification Oracle for the Engineering...Simulation-Based Fault Injection as a Verification Oracle for the Engineering...
Simulation-Based Fault Injection as a Verification Oracle for the Engineering...
 
Practical Use Cases for Ethernet Redundancy
Practical Use Cases for Ethernet RedundancyPractical Use Cases for Ethernet Redundancy
Practical Use Cases for Ethernet Redundancy
 
Towards Computer-Aided, Iterative TSN-and Ethernet-based E/E Architecture Design
Towards Computer-Aided, Iterative TSN-and Ethernet-based E/E Architecture DesignTowards Computer-Aided, Iterative TSN-and Ethernet-based E/E Architecture Design
Towards Computer-Aided, Iterative TSN-and Ethernet-based E/E Architecture Design
 
Early-stage Bottleneck Identification and Removal in TSN Networks
Early-stage Bottleneck Identification and Removal in TSN NetworksEarly-stage Bottleneck Identification and Removal in TSN Networks
Early-stage Bottleneck Identification and Removal in TSN Networks
 
Early-stage topological and technological choices for TSN-based communication...
Early-stage topological and technological choices for TSN-based communication...Early-stage topological and technological choices for TSN-based communication...
Early-stage topological and technological choices for TSN-based communication...
 
Insights into the performance and configuration of TCP in Automotive Ethernet...
Insights into the performance and configuration of TCP in Automotive Ethernet...Insights into the performance and configuration of TCP in Automotive Ethernet...
Insights into the performance and configuration of TCP in Automotive Ethernet...
 
Insights on the Performance and Configuration of AVB and TSN in Automotive Ap...
Insights on the Performance and Configuration of AVB and TSN in Automotive Ap...Insights on the Performance and Configuration of AVB and TSN in Automotive Ap...
Insights on the Performance and Configuration of AVB and TSN in Automotive Ap...
 
Timing verification of real-time automotive Ethernet networks: what can we ex...
Timing verification of real-time automotive Ethernet networks: what can we ex...Timing verification of real-time automotive Ethernet networks: what can we ex...
Timing verification of real-time automotive Ethernet networks: what can we ex...
 
Insights on the Configuration and Performances of SOME/IP Service Discovery
Insights on the Configuration and Performances of SOME/IP Service DiscoveryInsights on the Configuration and Performances of SOME/IP Service Discovery
Insights on the Configuration and Performances of SOME/IP Service Discovery
 
CAN in Automotive Applications: a Look Forward
CAN in Automotive Applications: a Look ForwardCAN in Automotive Applications: a Look Forward
CAN in Automotive Applications: a Look Forward
 
PEGASE – a robust and efficient tool for worst-case network traversal time ev...
PEGASE – a robust and efficient tool for worst-case network traversal time ev...PEGASE – a robust and efficient tool for worst-case network traversal time ev...
PEGASE – a robust and efficient tool for worst-case network traversal time ev...
 
Automotive communication systems: from dependability to security
Automotive communication systems: from dependability to securityAutomotive communication systems: from dependability to security
Automotive communication systems: from dependability to security
 
Multicore scheduling in automotive ECUs
Multicore scheduling in automotive ECUsMulticore scheduling in automotive ECUs
Multicore scheduling in automotive ECUs
 

Prototypage virtuel à partir de SysML

  • 1. Prototypage virtuel à partir de SysML Loïc Fejoz, RtaW <loic.fejoz@realtimeatwork.com> David Guihal, ALYOTECH Innovation RTS'10 01/04/2010, Paris http://www.realtimeatwork.com
  • 2. Cycle de vie du développement P S conformité T S conformité P T S Spécification S conformité P T P Produit T Testcase P Besoin d'informations contextuelles implicites. Tests de conformité lors de la V&V. 20/04/10 2
  • 3. Ingénierie dirigée par les modèles M T Conformité P M T Conformité P M Modèle M T Conformité P P Produit P T Testcase Première vérification des tests lors Simulation de la descente par simulation. numérique Le contexte doit être le plus explicite possible. 20/04/10 3
  • 4. Pourquoi SysML? ? ? I-deas TMG Thermal ? Exigences ? ? Catia SimElectronics Modelica Problème de ? ? maintenance de la cohérence des modèles. 20/04/10 4
  • 5. Ingénierie dirigée par LE modèle Exigences I-deas TMG Thermal Modèle SysML Catia SimElectronics Modelica SysML, la lingua franca de l'ingénieur système. Le modèle comme référence formelle des exigences. 20/04/10 5
  • 6. Bénéfices ● Meilleure maturité de la conception grâce aux simulations numériques ● Exploration de solutions alternatives facilitée ● Time-to-market réduit ● Maintenance long terme facilitée (Indépendance vis à vis des outils et des technologies) ● Formalisme partagée entre les métiers ● Spécifications non ambiguës 20/04/10 6
  • 7. Qu'est SysML? ● UML simplifié ● avec le vocabulaire de l'ingénieur système ● Et adapté : ● Composition de blocs internes, Flow-port ● Contraintes paramétriques ● Exigences ● Normalisé par l'OMG (Object Management Group) 20/04/10 7
  • 11. Package Diagram SysML n'est pas une méthode ! Cette organisation provient du retour d'expérience de TopCased. Conforme EIA-632. 20/04/10 11
  • 12. 9 diagrammes ● Définition de bloc (≈ UML Class Diagram) ● Définition de bloc interne (nouveau) ● Paramétrique (nouveau) ● Package (=UML) ● Activité (≈UML) ● État (=UML) ● Séquence (=UML) ● Cas d'utilisation (=UML) ● Exigence (nouveau) 20/04/10 12
  • 13. Extension de SysML : Profils ● MARTE ● Real-Time / Embedded ● Allocation ● Measurement (précisions sur les valeurs) ● UML Testing Profile (description des tests) ● SysML4Modelica ● SysML4VhdlAms ? 20/04/10 13
  • 14. Extension de SysML : Librairies ● Librairie standard ● SysML standard ValueType (Real, Complex) ! ● Units (à venir) Reste beaucoup à faire ! cf librairies Vhdl-Ams et Modelica 20/04/10 14
  • 15. Outils ● Melody™ : SysML Parametric Solver for IBM Rational Rhapsody ● ParaMagic™ : SysML Parametrics for MagicDraw ● OpenModelica MDT : ModelicaML code generator Eclipse plugins ● SysML-Companion : simulable models generator from SysML 20/04/10 15
  • 16. Démo SysML-Companion The SysML model Simulation trace RtaW SysML-Companion Vhdl-Ams Vhdl-Ams (as an simulator execution model) 20/04/10 16
  • 17. Merci pour votre attention 20/04/10 17
  • 18. SysML-Companion à l'usage Les planches suivantes illustrent l'utilisation de SysML-Companion lors de la conception d'un circuit électronique simple utilisant à la fois de l'analogique et du numérique. 20/04/10 18
  • 20. convertisseur numérique/analogique Le composant Son comportement 20/04/10 20
  • 21. Comportement du convertisseur Les lois de Kirchhoff La contrainte sur la conversion 20/04/10 21
  • 22. Conversion Vhdl-Ams ---------- ENTITY DECLARATION DAConvertor ------ ENTITY DAConvertor IS PORT(TERMINAL p : Electrical; TERMINAL m : Electrical; SIGNAL input : IN BIT); END ENTITY DAConvertor; ---------- ARCHITECTURE DECLARATION behav ------ ARCHITECTURE behav OF DAConvertor IS QUANTITY v_out ACROSS i_out THROUGH p TO m; BEGIN IF (input='0') USE v_out == -2.0; ELSE v_out == 2.0; END USE; BREAK ON input; END ARCHITECTURE behav; 20/04/10 22
  • 23. Simulation numérique Entrée (numérique) du convertisseur Tension aux bornes du convertisseur Tension aux bornes de la résistance Tension aux bornes de la bobine 20/04/10 23