ARM has revealed its latest ARMv8-R architecture designed for low-power computing in automotive and industrial applications. The new architecture features high memory protection capabilities and supports real-time operating systems and general purpose operating systems on the same processor. It allows for software consolidation across different operating systems and applications to accelerate development time and reduce costs. The ARMv8-R architecture is expected to enable more advanced driver assistance systems and efficient hybrid electric vehicle power train control systems.

1. A TECHNICAL PRESENTATION ON
ARM's NEW ARCHITECTURE FOR
AUTOMOTIVE AND INDUSTRIAL
CONTROL MARKETS
3/6/2014

2. ABSTRACT
 Reveals latest evolution of the ARM-R profile
 Designed specifically for low-power computing
 Automotive, industrial safety and control applications
 high end memory protection capabilities
 automotive applications such as ADAS, HEV and a lot
more.
3/6/2014

3. Advanced Driver Assistance Systems
(ADAS):
• These systems will help the driver in the driving process
• It should increase car safety and more generally road
safety.
• Examples of such system are:
(a)vehicle navigation system
(b)Collision avoidance system
(c)Automatic parking
(d)Driver drowsiness detection
(e)Vehicular communication systems
3/6/2014

4. 3/6/2014

5. HEV Power Train Control:

Combines ICE and electric propulsions

better fuel economy

use of efficient regenerative braking

6.8 million hybrid electric vehicles have been
sold worldwide by august 2013

more than 5.5 million Lexus and Toyota hybrids
sold as of August 2013
3/6/2014

6. 




Use of a hypervisor mode
combine different OS, applications and real-time
tasks on a single processor
ensuring isolation of memory
facilitate software consolidation and reuse, which will accelerate time-to-market
reduce development costs
3/6/2014

7. ARMv8-R Privilege Levels
3/6/2014

8. Key Features of ARMv8-R
architecture:

Support for ARM's advanced SIMD extensions

The addition of a System Error Interrupt (SEI)

Support for full Virtual Memory System
Architecture

ARMv8-A architecture with new instructions for
managing memory protection, Cyclic
Redundancy Check
3/6/2014

9. Virtual memory system architecture (VMSA):
 It is based on a memory management unit
 To provide separate, protected address spaces for
different processes
 MMU allows a set of virtual to physical address
mappings known as Translation Lookaside
Buffers(TLBs)
 Memory access sequence
 Memory access control
3/6/2014

10. 3/6/2014

11. 

According to David Kleidermacher, chief
technology officer at Green Hills Software, "The
evolution to support concurrent general-purpose
and real-time operating systems is a significant
development for ARM architecture and the ARM
ecosystem."
Glenn Perry, general manager of Mentor Graphics
Embedded Software Division said, "Mentor’s
support of the ARMv8-R architecture will enable
both ARM licensees and embedded developers to
create innovative solutions for
automotive, industrial, and safety-critical
applications."
A WORD OF SENTENCES
3/6/2014

12. 


A big change in the automotive landscape in
recent years is that more features in new cars
Their spectrum ranges from safety-related
features such as braking to less critical
functions like window wipers and so on.
microprocessor’s ability to make a clear
partition separating one app from another
3/6/2014

13. ARMv8-R in a car
3/6/2014

14. Today’s Cortex-R Architecture:
• ARMv7-R architecture, and is formed of three
complementary processors:
(a)cortex-R4
(b)cortex-R5
(c)cortex-R7
• ARMv7-A supports both the A32 and T32 instruction sets
but differ in range of features
• The ARMv8-A profile support via the VMSA
3/6/2014
• The ARMv8-R profile implements PMSA

15. Application Profile:
 32-bit and 64-bit registers
 A32(ARM), T32(Thumb) and A64 instruction sets
 Runs rich operating systems
 Virtualization extension
Real –time profile:
 32-bit register width
 ARM and Thumb instructions
 Protected memory support
 Runs real-time OS
Microcontroller profile:
 32-bit register width
 Thumb instruction set only
 Protected memory support
 Microcontroller applications
A profile, R profile, and M profile:
3/6/2014

16. Instruction Set
3/6/2014

17. Cortex-R4 , Cortex-R5 and Cortex-R7:
Introduced 2005:
 ARMv7-R
architecture
 High-
performance, real-time, deeply
embedded processor
 Deterministic
 Soft
event response
and hard error handling
 Configurable
feature set
3/6/2014

18. Introduced 2010:
 ARMv7-R
architecture
 Low-latency peripheral port
 Accelerator coherency port
 Dual core in split or lock step
 Bus error management
 Smaller floating- point unit
 Enhanced memory protection
3/6/2014

19. (continued…..) from CORTEXR4, R5, R7
Introduced 2012:
 ARMv7-R architecture
 Large performance increase
 Advanced micro-architecture
 Higher clock frequency
 Symmetric multiprocessing
 Accelerator coherency port
 Quality of service features
 Enhanced error management
 Integrated interrupt controller
3/6/2014

20. APPLICATIONS:
Automotive:
 Airbag, braking, stability, dashboard, engine management
Storage:
 Hard disk drive controllers, solid state drive controllers
Mobile Handsets:
 3G, 4G, LTE, WiMax, smart phones and baseband
modems
Embedded:
 Medical, industrial, high-end microcontroller units (MCU)
Enterprise:
 Networking and printers; inkjet and multi-function printer
Home:
 Digital TV, Blu-Ray players and portable media players
Cameras:
 Digital still camera (DSC) and digital video camera (DVC)
Cortex- R4 processor in 2005
3/6/2014

21. Latest ARMv8-R Architecture:
 ARM sees four new challenges for real-time application developers
such as:
(a) Desire for consolidation
(b) Increased safety
(c) Integrity
(d) Demand for future rich software
 ARMv8-R remains a 32-bit architecture compatible with that used
in ARMv7-R
 Executing the A32(ARM) and T32(Thumb) instruction sets
3/6/2014

22. CONCLUSION:
 Thus the ARMv8-R architecture adds a number of key
architectural capabilities aimed at addressing the
requirements of future integrated control and safety
applications
 Results in the addition of a new exception level of higher
priority than any that already exists on current Cortex-R
processors.
3/6/2014

23. BIBILIOGRAPHY:
www.elctronicsforu.com
www.EFYtimes.com
www.efymagonline.com
www.kitsnspares.com
www.eleB2B.com
www.efytechcenter.com
www.electronicbazaar.com
3/6/2014

24. THANK YOU
3/6/2014