SlideShare una empresa de Scribd logo
1 de 11
Descargar para leer sin conexión
Central Processing Unit
Stack Organization

Central Processing Unit
Abhineet Anand
Computer Science and Engg. Department
University of Petroleum and Energy Studies, Dehradun

November 26, 2012

Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
General Register Organization
Execution of Instruction

Introduction
One of the Major functional part in a digital computer is
Central Processing Unit.
The main digital hardware functional unit of CPU are
control unit, ALU and registers.
The register set stores intermediate data used during the
execution of the instruction.
The ALU performs the required micro-operation for
executing the instruction.
The control unit supervises the transfer of information
among the registers and instruct ALU to perform which
operation.

Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
General Register Organization
Execution of Instruction

Central Processing Unit

Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
General Register Organization
Execution of Instruction

General Register Organization

Memory locations are needed for storing pointers,
counters, return addresses, temporary results, and partial
products during multiplication.
As memory access is time consuming process better to
have those values in processor registers.
To have a large nos of registers, it have to connected with
a common bus system.
It will be part of various micro-operation like arithmetic,
logic and shift operation in the processor.

Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
General Register Organization
Execution of Instruction

Execution of Instruction
The Control unit that operates the CPU bus system directs
the information flow through the registers and ALU by
selecting the various components.
For example:

R1 <- R2 + R3
MUX A selector (SELA): to place the content of R2 into bus
A.
MUX B selector (SELB): to place the content of R3 into bus
B.
ALU operation selector (OPR): to provider the arithmetic
addition A + B.
Decoder destination selector (SELD): to transfer the
content of the output bus into R1.
Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
General Register Organization
Execution of Instruction

General Register Organization

Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
General Register Organization
Execution of Instruction

Execution of Instruction

The four control selection variables are generated in the
control unit and must be available at the beginning of a
clock cycle.
The buses are implemented with multiplexers or
three-state gates.

Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
Register Stack

Introduction

A useful feature that is included in the CPU of most
computer is a Stack.
A Stack is a storage device that stores information in such
a manner that the item stored last is first item retrieved.
The stack in digital computers is essentially a memory unit
with an address register - called stack pointer(SP).
The two operation of a stack are the insertion and deletion
of items i.e. push and pop.

Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
Register Stack

Register Stack

A stack can be placed in a portion of a large memory or
registers.
A stack pointer register(SP) contains a binary number
whose value is equal to the address of the word that is
currently on the top of the stack.

Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
Register Stack

Register Stack

Suppose, three items are placed in the stack : A, B, and C.
Item C is on the top of the stack so that the content of SP
is indicating to the address of C.
To remove the top item, the stack is popped by reading the
memory word and decrement the content of SP. Now, B is
on the top.
To insert a new item, the stack is pushed by incrementing
SP and writing a word in the next-higher location of the
stack.

Abhineet Anand

Central Processing Unit
Central Processing Unit
Stack Organization

Introduction
Register Stack

THANK YOU

Abhineet Anand

Central Processing Unit

Más contenido relacionado

La actualidad más candente

itft-8085 microprocessor
itft-8085 microprocessoritft-8085 microprocessor
itft-8085 microprocessor
Shifali Sharma
 
Процессорын архитектур
Процессорын архитектурПроцессорын архитектур
Процессорын архитектур
Muuluu
 
Processor structure and funtions
Processor structure and funtionsProcessor structure and funtions
Processor structure and funtions
Muhammad Ishaq
 
Register Organization and Instruction cycle
Register Organization and Instruction cycleRegister Organization and Instruction cycle
Register Organization and Instruction cycle
Muhammad Ameer Mohavia
 

La actualidad más candente (19)

computer architecture and the fetch execute cycle By ZAK
computer architecture and the fetch execute cycle By ZAKcomputer architecture and the fetch execute cycle By ZAK
computer architecture and the fetch execute cycle By ZAK
 
Computers6 Ch4 1
Computers6 Ch4 1Computers6 Ch4 1
Computers6 Ch4 1
 
Computer Organization
Computer OrganizationComputer Organization
Computer Organization
 
itft-8085 microprocessor
itft-8085 microprocessoritft-8085 microprocessor
itft-8085 microprocessor
 
Basic ops concept of comp
Basic ops  concept of compBasic ops  concept of comp
Basic ops concept of comp
 
Computer Organization
Computer OrganizationComputer Organization
Computer Organization
 
Chapter 8
Chapter 8Chapter 8
Chapter 8
 
Процессорын архитектур
Процессорын архитектурПроцессорын архитектур
Процессорын архитектур
 
Cpu execution
Cpu executionCpu execution
Cpu execution
 
Co module 1 2019 20-converted
Co module 1 2019 20-convertedCo module 1 2019 20-converted
Co module 1 2019 20-converted
 
Ia syllabus Topic computer Related
Ia syllabus Topic computer RelatedIa syllabus Topic computer Related
Ia syllabus Topic computer Related
 
Computer Organization and architecture
Computer Organization and architectureComputer Organization and architecture
Computer Organization and architecture
 
Processor structure and funtions
Processor structure and funtionsProcessor structure and funtions
Processor structure and funtions
 
Chapter 5
Chapter 5Chapter 5
Chapter 5
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
Computer peripherals chapter 1
Computer peripherals chapter 1Computer peripherals chapter 1
Computer peripherals chapter 1
 
Computer project
Computer projectComputer project
Computer project
 
Register Organization and Instruction cycle
Register Organization and Instruction cycleRegister Organization and Instruction cycle
Register Organization and Instruction cycle
 
Chapter 9
Chapter 9Chapter 9
Chapter 9
 

Similar a Central processing unit

CPU (Central Processing Units)
CPU (Central Processing Units)CPU (Central Processing Units)
CPU (Central Processing Units)
Prabin Maharjan
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
Mahesh Kumar Attri
 
the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1
Basel Mansour
 
Basic structure of computers
Basic structure of computersBasic structure of computers
Basic structure of computers
Kumar
 
Basic structure of computers
Basic structure of computersBasic structure of computers
Basic structure of computers
Kumar
 

Similar a Central processing unit (20)

CPU (Central Processing Units)
CPU (Central Processing Units)CPU (Central Processing Units)
CPU (Central Processing Units)
 
How The CPU Works.ppt
How The CPU Works.pptHow The CPU Works.ppt
How The CPU Works.ppt
 
5_Inside_the_System_Unit.pptx
5_Inside_the_System_Unit.pptx5_Inside_the_System_Unit.pptx
5_Inside_the_System_Unit.pptx
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csa
 
Cpu
CpuCpu
Cpu
 
Various type of register
Various type of registerVarious type of register
Various type of register
 
Chapter01 new
Chapter01 newChapter01 new
Chapter01 new
 
Chapter01 new
Chapter01 newChapter01 new
Chapter01 new
 
the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1
 
capitulo 2
capitulo 2capitulo 2
capitulo 2
 
Computer organization-and-architecture-questions-and-answers
Computer organization-and-architecture-questions-and-answersComputer organization-and-architecture-questions-and-answers
Computer organization-and-architecture-questions-and-answers
 
Components Of Computer unit-2
Components Of Computer  unit-2Components Of Computer  unit-2
Components Of Computer unit-2
 
Processing Devices
Processing DevicesProcessing Devices
Processing Devices
 
Components of-computer-2-1226486763942707-9
Components of-computer-2-1226486763942707-9Components of-computer-2-1226486763942707-9
Components of-computer-2-1226486763942707-9
 
Cpu organisation
Cpu organisationCpu organisation
Cpu organisation
 
Basic structure of computers
Basic structure of computersBasic structure of computers
Basic structure of computers
 
Basic structure of computers
Basic structure of computersBasic structure of computers
Basic structure of computers
 
chapter 1 -Basic Structure of Computers.ppt
chapter 1 -Basic Structure of Computers.pptchapter 1 -Basic Structure of Computers.ppt
chapter 1 -Basic Structure of Computers.ppt
 
chapter1-basicstructureofcomputers.ppt
chapter1-basicstructureofcomputers.pptchapter1-basicstructureofcomputers.ppt
chapter1-basicstructureofcomputers.ppt
 

Más de Kumar

Más de Kumar (20)

Graphics devices
Graphics devicesGraphics devices
Graphics devices
 
Fill area algorithms
Fill area algorithmsFill area algorithms
Fill area algorithms
 
region-filling
region-fillingregion-filling
region-filling
 
Bresenham derivation
Bresenham derivationBresenham derivation
Bresenham derivation
 
Bresenham circles and polygons derication
Bresenham circles and polygons dericationBresenham circles and polygons derication
Bresenham circles and polygons derication
 
Introductionto xslt
Introductionto xsltIntroductionto xslt
Introductionto xslt
 
Extracting data from xml
Extracting data from xmlExtracting data from xml
Extracting data from xml
 
Xml basics
Xml basicsXml basics
Xml basics
 
XML Schema
XML SchemaXML Schema
XML Schema
 
Publishing xml
Publishing xmlPublishing xml
Publishing xml
 
DTD
DTDDTD
DTD
 
Applying xml
Applying xmlApplying xml
Applying xml
 
Introduction to XML
Introduction to XMLIntroduction to XML
Introduction to XML
 
How to deploy a j2ee application
How to deploy a j2ee applicationHow to deploy a j2ee application
How to deploy a j2ee application
 
JNDI, JMS, JPA, XML
JNDI, JMS, JPA, XMLJNDI, JMS, JPA, XML
JNDI, JMS, JPA, XML
 
EJB Fundmentals
EJB FundmentalsEJB Fundmentals
EJB Fundmentals
 
JSP and struts programming
JSP and struts programmingJSP and struts programming
JSP and struts programming
 
java servlet and servlet programming
java servlet and servlet programmingjava servlet and servlet programming
java servlet and servlet programming
 
Introduction to JDBC and JDBC Drivers
Introduction to JDBC and JDBC DriversIntroduction to JDBC and JDBC Drivers
Introduction to JDBC and JDBC Drivers
 
Introduction to J2EE
Introduction to J2EEIntroduction to J2EE
Introduction to J2EE
 

Último

Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
panagenda
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
WSO2
 

Último (20)

2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
 
Spring Boot vs Quarkus the ultimate battle - DevoxxUK
Spring Boot vs Quarkus the ultimate battle - DevoxxUKSpring Boot vs Quarkus the ultimate battle - DevoxxUK
Spring Boot vs Quarkus the ultimate battle - DevoxxUK
 
FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024
 
Emergent Methods: Multi-lingual narrative tracking in the news - real-time ex...
Emergent Methods: Multi-lingual narrative tracking in the news - real-time ex...Emergent Methods: Multi-lingual narrative tracking in the news - real-time ex...
Emergent Methods: Multi-lingual narrative tracking in the news - real-time ex...
 
Artificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : UncertaintyArtificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : Uncertainty
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ..."I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 
Cyberprint. Dark Pink Apt Group [EN].pdf
Cyberprint. Dark Pink Apt Group [EN].pdfCyberprint. Dark Pink Apt Group [EN].pdf
Cyberprint. Dark Pink Apt Group [EN].pdf
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
CNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In PakistanCNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In Pakistan
 

Central processing unit

  • 1. Central Processing Unit Stack Organization Central Processing Unit Abhineet Anand Computer Science and Engg. Department University of Petroleum and Energy Studies, Dehradun November 26, 2012 Abhineet Anand Central Processing Unit
  • 2. Central Processing Unit Stack Organization Introduction General Register Organization Execution of Instruction Introduction One of the Major functional part in a digital computer is Central Processing Unit. The main digital hardware functional unit of CPU are control unit, ALU and registers. The register set stores intermediate data used during the execution of the instruction. The ALU performs the required micro-operation for executing the instruction. The control unit supervises the transfer of information among the registers and instruct ALU to perform which operation. Abhineet Anand Central Processing Unit
  • 3. Central Processing Unit Stack Organization Introduction General Register Organization Execution of Instruction Central Processing Unit Abhineet Anand Central Processing Unit
  • 4. Central Processing Unit Stack Organization Introduction General Register Organization Execution of Instruction General Register Organization Memory locations are needed for storing pointers, counters, return addresses, temporary results, and partial products during multiplication. As memory access is time consuming process better to have those values in processor registers. To have a large nos of registers, it have to connected with a common bus system. It will be part of various micro-operation like arithmetic, logic and shift operation in the processor. Abhineet Anand Central Processing Unit
  • 5. Central Processing Unit Stack Organization Introduction General Register Organization Execution of Instruction Execution of Instruction The Control unit that operates the CPU bus system directs the information flow through the registers and ALU by selecting the various components. For example: R1 <- R2 + R3 MUX A selector (SELA): to place the content of R2 into bus A. MUX B selector (SELB): to place the content of R3 into bus B. ALU operation selector (OPR): to provider the arithmetic addition A + B. Decoder destination selector (SELD): to transfer the content of the output bus into R1. Abhineet Anand Central Processing Unit
  • 6. Central Processing Unit Stack Organization Introduction General Register Organization Execution of Instruction General Register Organization Abhineet Anand Central Processing Unit
  • 7. Central Processing Unit Stack Organization Introduction General Register Organization Execution of Instruction Execution of Instruction The four control selection variables are generated in the control unit and must be available at the beginning of a clock cycle. The buses are implemented with multiplexers or three-state gates. Abhineet Anand Central Processing Unit
  • 8. Central Processing Unit Stack Organization Introduction Register Stack Introduction A useful feature that is included in the CPU of most computer is a Stack. A Stack is a storage device that stores information in such a manner that the item stored last is first item retrieved. The stack in digital computers is essentially a memory unit with an address register - called stack pointer(SP). The two operation of a stack are the insertion and deletion of items i.e. push and pop. Abhineet Anand Central Processing Unit
  • 9. Central Processing Unit Stack Organization Introduction Register Stack Register Stack A stack can be placed in a portion of a large memory or registers. A stack pointer register(SP) contains a binary number whose value is equal to the address of the word that is currently on the top of the stack. Abhineet Anand Central Processing Unit
  • 10. Central Processing Unit Stack Organization Introduction Register Stack Register Stack Suppose, three items are placed in the stack : A, B, and C. Item C is on the top of the stack so that the content of SP is indicating to the address of C. To remove the top item, the stack is popped by reading the memory word and decrement the content of SP. Now, B is on the top. To insert a new item, the stack is pushed by incrementing SP and writing a word in the next-higher location of the stack. Abhineet Anand Central Processing Unit
  • 11. Central Processing Unit Stack Organization Introduction Register Stack THANK YOU Abhineet Anand Central Processing Unit