SlideShare una empresa de Scribd logo
1 de 11
Programmable Logic Device
Saad Ahmed
BE (E)A
-FPGA
Types of PLD’s
FPGA
• A field-programmable gate array (FPGA) is an integrated circuit
designed to be configured by a designer after manufacturing.
• It contain programmable logic components called "logic blocks“.
Why FPGA…
• Efficient resources utilization
• Very high complexities possible
• Fast and efficient systems
• The low non-recurring engineering costs relative to an
ASIC design
Vendors
- Xilinx has traditionally been the FPGA leader.
Altera is the second FPGA heavyweight.
- Lattice Semiconductor focuses on low-cost, feature-
optimized FPGAs and non-volatile, flash-based FPGAs.
- Actel has antifuse and reprogrammable flash-based FPGAs.
- QuickLogic has antifuse (programmable-only-once)
products.
- Cypress Semiconductor
Xilinx
Xilinx is programmed to give you control. The company
is a top supplier of field-programmable gate arrays (FPGAs)
and complex programmable logic devices (CPLDs).
The Xilinx FPGA Families:
• Virtex Family: This family is advised for applications that demands
higher bandwidth and higher performance.
• Spartan Family: This family is advised for low cost, low power, and high
performance for cost-sensitive applications which will be used in high
amounts of productions.
• High Performance at different voltages
• Footprint Compatibility
- Devices within each family are compatible.
• Low power consumption/high performance
• Integrated Software
• Technology independence
- EDIF, VHDL, Verilog, SDF interfaces.
Xilinx FPGAs - Generic Features
• Silicon Family Name: Virtex II, Spartan II Core Architecture:
• Product Type: Programmer, In-Circuit
• Supply Voltage: 5.25V
• Synchronous Single and Dual-Port RAM
• Internal Three-state buffers.
• JTAG Boundary Scan
• System performance to 80 MHz
• 0.5 µ SRAM Process Technology
XC4000
Application (Half Adder On VHDL)
VHDL stands for VHSIC Hardware Definition Language where VHSIC
stands for Very High Speed Integrated Circuit.
VHDL can be used for two purposes:
•Synthesis
•Simulation
VHDL CODE
• library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
• entity HALF_ADDER is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
SUM : out STD_LOGIC;
CARRY : out STD_LOGIC);
end HALF_ADDER;
• architecture Behavioral of HALF_ADDER is
begin
SUM <= A XOR B;
CARRY <= A AND B;
end Behavioral;

Más contenido relacionado

La actualidad más candente

Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
Iffat Anjum
 
fpga programming
fpga programmingfpga programming
fpga programming
Anish Gupta
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
Diwaker Pant
 

La actualidad más candente (20)

Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
 
ASIC VS FPGA.ppt
ASIC VS FPGA.pptASIC VS FPGA.ppt
ASIC VS FPGA.ppt
 
FPGA
FPGAFPGA
FPGA
 
Logic Synthesis
Logic SynthesisLogic Synthesis
Logic Synthesis
 
fpga programming
fpga programmingfpga programming
fpga programming
 
FPGA
FPGAFPGA
FPGA
 
FPGA
FPGAFPGA
FPGA
 
Field Programmable Gate Array: Building Blocks and Interconnections
Field Programmable Gate Array: Building Blocks and InterconnectionsField Programmable Gate Array: Building Blocks and Interconnections
Field Programmable Gate Array: Building Blocks and Interconnections
 
Programmable Logic Devices Plds
Programmable Logic Devices PldsProgrammable Logic Devices Plds
Programmable Logic Devices Plds
 
Asic design
Asic designAsic design
Asic design
 
FPGA Introduction
FPGA IntroductionFPGA Introduction
FPGA Introduction
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL  Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate array
 
Uart VHDL RTL design tutorial
Uart VHDL RTL design tutorialUart VHDL RTL design tutorial
Uart VHDL RTL design tutorial
 
Fpga
FpgaFpga
Fpga
 
VHDL-PRESENTATION.ppt
VHDL-PRESENTATION.pptVHDL-PRESENTATION.ppt
VHDL-PRESENTATION.ppt
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA Architecture
 

Similar a Programmable logic device (PLD)

Fpga optimus main_print
Fpga optimus  main_printFpga optimus  main_print
Fpga optimus main_print
Sushant Burde
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
NAGASAI547
 

Similar a Programmable logic device (PLD) (20)

nios.ppt
nios.pptnios.ppt
nios.ppt
 
Fpga optimus main_print
Fpga optimus  main_printFpga optimus  main_print
Fpga optimus main_print
 
FPGA.ppt
FPGA.pptFPGA.ppt
FPGA.ppt
 
Cpld and fpga mod vi
Cpld and fpga   mod viCpld and fpga   mod vi
Cpld and fpga mod vi
 
6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar
 
6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptL12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
 
Ppt quick logic
Ppt quick logicPpt quick logic
Ppt quick logic
 
Vlsi lab
Vlsi labVlsi lab
Vlsi lab
 
VLSI design Dr B.jagadeesh UNIT-5.pptx
VLSI design Dr B.jagadeesh   UNIT-5.pptxVLSI design Dr B.jagadeesh   UNIT-5.pptx
VLSI design Dr B.jagadeesh UNIT-5.pptx
 
SoC FPGA Technology
SoC FPGA TechnologySoC FPGA Technology
SoC FPGA Technology
 
Asic vs fpga
Asic vs fpgaAsic vs fpga
Asic vs fpga
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
 
Implementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGAImplementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGA
 
SoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based socSoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based soc
 
FPGAPpr_final
FPGAPpr_finalFPGAPpr_final
FPGAPpr_final
 
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester Presentation
 
vlsi design summer training ppt
vlsi design summer training pptvlsi design summer training ppt
vlsi design summer training ppt
 

Último

1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
QucHHunhnh
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
kauryashika82
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
PECB
 

Último (20)

On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan Fellows
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
Energy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural Resources
Energy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural ResourcesEnergy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural Resources
Energy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural Resources
 
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot Graph
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdf
 
Sociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning ExhibitSociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning Exhibit
 
Role Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptxRole Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptx
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701
 
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
 
Asian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptxAsian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptx
 
psychiatric nursing HISTORY COLLECTION .docx
psychiatric  nursing HISTORY  COLLECTION  .docxpsychiatric  nursing HISTORY  COLLECTION  .docx
psychiatric nursing HISTORY COLLECTION .docx
 
Key note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdfKey note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdf
 
How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Micro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfMicro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdf
 

Programmable logic device (PLD)

  • 1. Programmable Logic Device Saad Ahmed BE (E)A -FPGA
  • 3. FPGA • A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a designer after manufacturing. • It contain programmable logic components called "logic blocks“.
  • 4. Why FPGA… • Efficient resources utilization • Very high complexities possible • Fast and efficient systems • The low non-recurring engineering costs relative to an ASIC design
  • 5. Vendors - Xilinx has traditionally been the FPGA leader. Altera is the second FPGA heavyweight. - Lattice Semiconductor focuses on low-cost, feature- optimized FPGAs and non-volatile, flash-based FPGAs. - Actel has antifuse and reprogrammable flash-based FPGAs. - QuickLogic has antifuse (programmable-only-once) products. - Cypress Semiconductor
  • 6. Xilinx Xilinx is programmed to give you control. The company is a top supplier of field-programmable gate arrays (FPGAs) and complex programmable logic devices (CPLDs).
  • 7. The Xilinx FPGA Families: • Virtex Family: This family is advised for applications that demands higher bandwidth and higher performance. • Spartan Family: This family is advised for low cost, low power, and high performance for cost-sensitive applications which will be used in high amounts of productions.
  • 8. • High Performance at different voltages • Footprint Compatibility - Devices within each family are compatible. • Low power consumption/high performance • Integrated Software • Technology independence - EDIF, VHDL, Verilog, SDF interfaces. Xilinx FPGAs - Generic Features
  • 9. • Silicon Family Name: Virtex II, Spartan II Core Architecture: • Product Type: Programmer, In-Circuit • Supply Voltage: 5.25V • Synchronous Single and Dual-Port RAM • Internal Three-state buffers. • JTAG Boundary Scan • System performance to 80 MHz • 0.5 µ SRAM Process Technology XC4000
  • 10. Application (Half Adder On VHDL) VHDL stands for VHSIC Hardware Definition Language where VHSIC stands for Very High Speed Integrated Circuit. VHDL can be used for two purposes: •Synthesis •Simulation
  • 11. VHDL CODE • library IEEE; use IEEE.STD_LOGIC_1164.ALL; • entity HALF_ADDER is Port ( A : in STD_LOGIC; B : in STD_LOGIC; SUM : out STD_LOGIC; CARRY : out STD_LOGIC); end HALF_ADDER; • architecture Behavioral of HALF_ADDER is begin SUM <= A XOR B; CARRY <= A AND B; end Behavioral;