SlideShare una empresa de Scribd logo
1 de 32
Descargar para leer sin conexión
VLSI Technology ,[object Object],[object Object],[object Object]
The beginning Microprocessors are essential to many of the products we use every day such as TVs, cars, radios, home appliances and of course, computers. Transistors are the main components of microprocessors. At their most basic level, transistors may seem simple. But their development actually required many years of painstaking research. Before transistors, computers relied on slow, inefficient vacuum tubes and mechanical switches to process information. In 1958, engineers   managed to put two transistors onto a  Silicon  crystal and create the first integrated circuit, which  subsequently  led to the  first  microprocessor.                                                 
Transistor Size Scaling MOSFET  performance improves as size is decreased: shorter switching time, lower power consumption. 2 orders of magnitude reduction in transistor size in 30 years.
Significant Breakthroughs Transistor size : Intel’s research labs have recently shown the world’s smallest transistor, with a   gate length of 15nm. We continue to build smaller and smaller transistors that are faster and   faster. We've reduced the size from 70 nanometer to 30   nanometer to 20 nanometer, and now to   15 nanometer gates. Manufacturing process : A new manufacturing process called 130 nanometer process   technology (a nanometer is a billionth of a meter) allows Intel today to manufacture chips with   circuitry so small it would take almost 1,000 of these "wires" placed side-by-side to equal the   width of a human hair. This new 130-nanometer process has 60nm gate-length transistors and   six layers of copper interconnect. This process is producing microprocessors today with millions   of transistors and running at multi-gigahertz clock speeds. Wafer size : Wafers, which are round polished disks made of silicon, provide the base on which   chips are manufactured. Use a bigger wafer and you can reduce manufacturing costs. Intel has   begun using a 300 millimeter (about 12 inches) diameter silicon wafer size, up from the previous   wafer size of 200mm (about 8 inches).
Major Design Challenges ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],$360 M 800 800 MHz 130 M Tr. 0.13 2002 $160 M 360 600 MHz 32 M Tr. 0.18 1999 $120 M 270 500 MHz 20 M Tr. 0.25 1998 $90 M 210 400 MHz 13 M Tr. 0.35 1997 Staff Costs Staff Size Frequency Complexity Tech. Year
Integrated Circuits ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],From Howe, Sodini: Microelectronics:An Integrated Approach, Prentice Hall
Moore’s  Law ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Moore’s Law Source: Intel web page (www.intel.com)
Moore’s Law ,[object Object],Relative sizes of ICs in graph
Ever since the invention of integrated circuit, the smallest feature size has been reducing every year. Currently (2002) the smallest feature size is about 0.13 micron. At the same time the number transistors per chip is increasing due to feature size reduction and increase in chip area. Classic example is the case of memory chips: Gordon Moore of Intel in early 1970s found that: “density” (bits per chip) growing at the rate of four times in 3 to 4 years - often referred to as Moore’s Law. In subsequent years, the pace slowed down a bit,  data density has doubled approximately every 18 months – current definition of Moore’s Law .
Limits of Moore’s Law? ,[object Object],[object Object],[object Object],[object Object],[object Object]
Technological Background of the Moore’s Law ,[object Object],[object Object],[object Object]
Recurring Costs ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Yield Example ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Intel 4004 Microprocessor
Intel Pentium (IV) Microprocessor
Die Size Growth Die size grows by 14% to satisfy Moore’s Law Courtesy, Intel 4004 8008 8080 8085 8086 286 386 486 Pentium  ® proc P6 1 10 100 1970 1980 1990 2000 2010 Year Die size (mm) ~7% growth per year ~2X growth in 10 years
Clock Frequency Lead microprocessors frequency doubles every 2 years P6 Pentium  ® proc 486 386 286 8086 8085 8080 8008 4004 0.1 1 10 100 1000 10000 1970 1980 1990 2000 2010 Year Frequency (Mhz) 2X every 2 years Courtesy, Intel
Examples of Cost Metrics (1994) $417 9% 40 296 1.5 $1500 0.80 3 Pentium $272 13% 48 256 1.6 $1700 0.70 3 Super SPARC $149 19% 53 234 1.2 $1500 0.70 3 DEC Alpha $73 27% 66 196 1.0 $1300 0.80 3 HP PA 7100 $53 28% 115 121 1.3 $1700 0.80 4 PowerPC 601 $12 54% 181 81 1.0 $1200 0.80 3 486DX2 $4 71% 360 43 1.0 $900 0.90 2 386DX Die cost Yield Dies/wafer Area (mm 2 ) Defects/cm 2 Wafer cost Line width Metal layers Chip
VLSI ,[object Object],[object Object],[object Object],[object Object]
Origins of VLSI ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Origins of VLSI  (Cont.) ,[object Object],[object Object],[object Object],[object Object],[object Object]
Three Dimensional VLSI ,[object Object],[object Object]
Advantages of 3D VLSI ,[object Object],[object Object],[object Object]
Advantages of 3D VLSI ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Advantages of 3D VLSI ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Advantages of 3D VLSI ,[object Object],[object Object],[object Object]
Advantages of 3D VLSI ,[object Object],[object Object],[object Object],[object Object]
3D VLSI - Challenges and Solutions ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Influential Participants - Industry ,[object Object],[object Object],[object Object],[object Object],[object Object]
Three Dimensional VLSI ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Más contenido relacionado

La actualidad más candente

La actualidad más candente (20)

Vlsi design
Vlsi designVlsi design
Vlsi design
 
SOC Design Challenges and Practices
SOC Design Challenges and PracticesSOC Design Challenges and Practices
SOC Design Challenges and Practices
 
Finfets
FinfetsFinfets
Finfets
 
Vlsi ppt priyanka
Vlsi ppt priyankaVlsi ppt priyanka
Vlsi ppt priyanka
 
Stick Diagram and Lambda Based Design Rules
Stick Diagram and Lambda Based Design RulesStick Diagram and Lambda Based Design Rules
Stick Diagram and Lambda Based Design Rules
 
VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design process
 
junctionless transistors
junctionless transistorsjunctionless transistors
junctionless transistors
 
Introduction to VLSI Design
Introduction to VLSI DesignIntroduction to VLSI Design
Introduction to VLSI Design
 
Semi Custom Integrated Circuit Design
 Semi Custom Integrated Circuit Design Semi Custom Integrated Circuit Design
Semi Custom Integrated Circuit Design
 
Rc delay modelling in vlsi
Rc delay modelling in vlsiRc delay modelling in vlsi
Rc delay modelling in vlsi
 
VLSI TECHNOLOGY
VLSI TECHNOLOGYVLSI TECHNOLOGY
VLSI TECHNOLOGY
 
VLSI Design-Lecture2 introduction to ic technology
VLSI Design-Lecture2 introduction to ic technologyVLSI Design-Lecture2 introduction to ic technology
VLSI Design-Lecture2 introduction to ic technology
 
BiCMOS Technology
BiCMOS TechnologyBiCMOS Technology
BiCMOS Technology
 
Layout rules
Layout rulesLayout rules
Layout rules
 
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGYVERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design
 
Junctionless transistors
Junctionless transistorsJunctionless transistors
Junctionless transistors
 
VLSI
VLSI VLSI
VLSI
 
Application of VLSI In Artificial Intelligence
Application of VLSI In Artificial IntelligenceApplication of VLSI In Artificial Intelligence
Application of VLSI In Artificial Intelligence
 
Finfet
FinfetFinfet
Finfet
 

Destacado

VLSI technology
VLSI technologyVLSI technology
VLSI technologyAidell2583
 
Combinational Logic with MSI and LSI
Combinational Logic with MSI and LSICombinational Logic with MSI and LSI
Combinational Logic with MSI and LSISikder Tahsin Al-Amin
 
Integrated circuit wafer
Integrated circuit waferIntegrated circuit wafer
Integrated circuit wafermyklmafia
 
Data Analysis for Semiconductor Manufacturing
Data Analysis for Semiconductor ManufacturingData Analysis for Semiconductor Manufacturing
Data Analysis for Semiconductor ManufacturingPuwen Ning
 
Uvm presentation dac2011_final
Uvm presentation dac2011_finalUvm presentation dac2011_final
Uvm presentation dac2011_finalsean chen
 
Vlsi techniques
Vlsi techniquesVlsi techniques
Vlsi techniquesarpit1010
 
Wafer manufacturing process
Wafer manufacturing processWafer manufacturing process
Wafer manufacturing processadi mandloi
 

Destacado (12)

VLSI technology
VLSI technologyVLSI technology
VLSI technology
 
Combinational Logic with MSI and LSI
Combinational Logic with MSI and LSICombinational Logic with MSI and LSI
Combinational Logic with MSI and LSI
 
Vlsi
VlsiVlsi
Vlsi
 
Integrated circuit wafer
Integrated circuit waferIntegrated circuit wafer
Integrated circuit wafer
 
Lect 1
Lect 1Lect 1
Lect 1
 
Uvm dac2011 final_color
Uvm dac2011 final_colorUvm dac2011 final_color
Uvm dac2011 final_color
 
Data Analysis for Semiconductor Manufacturing
Data Analysis for Semiconductor ManufacturingData Analysis for Semiconductor Manufacturing
Data Analysis for Semiconductor Manufacturing
 
Uvm presentation dac2011_final
Uvm presentation dac2011_finalUvm presentation dac2011_final
Uvm presentation dac2011_final
 
10. verification
10. verification10. verification
10. verification
 
Vlsi techniques
Vlsi techniquesVlsi techniques
Vlsi techniques
 
Presentation on vouching and verification
Presentation on vouching and verificationPresentation on vouching and verification
Presentation on vouching and verification
 
Wafer manufacturing process
Wafer manufacturing processWafer manufacturing process
Wafer manufacturing process
 

Similar a Moore’s Law Scaling and 3D VLSI Technology

IC Technology
IC Technology IC Technology
IC Technology sdpable
 
Ic Technology
Ic Technology Ic Technology
Ic Technology sdpable
 
Very Large Scale Integrated Circuits VLSI Overview
Very Large Scale Integrated Circuits VLSI OverviewVery Large Scale Integrated Circuits VLSI Overview
Very Large Scale Integrated Circuits VLSI OverviewEngr. Bilal Sarwar
 
INCREASING THE TRANSISTOR COUNT BY CONSTRUCTING A TWO-LAYER CRYSTAL SQUARE ON...
INCREASING THE TRANSISTOR COUNT BY CONSTRUCTING A TWO-LAYER CRYSTAL SQUARE ON...INCREASING THE TRANSISTOR COUNT BY CONSTRUCTING A TWO-LAYER CRYSTAL SQUARE ON...
INCREASING THE TRANSISTOR COUNT BY CONSTRUCTING A TWO-LAYER CRYSTAL SQUARE ON...ijcsit
 
Performance beyond moore's law
Performance beyond moore's lawPerformance beyond moore's law
Performance beyond moore's lawAnand Haridass
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI designRajan Kumar
 
Miniturization of CMOS devices
Miniturization of CMOS devicesMiniturization of CMOS devices
Miniturization of CMOS devicesSamuel Lewis
 
22nm tri-gate technology
22nm tri-gate technology22nm tri-gate technology
22nm tri-gate technologyArjun Challu
 
Technology overview
Technology overviewTechnology overview
Technology overviewvirtuehm
 
Sd group b_assignment 2
Sd group b_assignment 2Sd group b_assignment 2
Sd group b_assignment 2KwameAly
 
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORREVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORmsejjournal
 
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORREVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORmsejjournal
 
Microcontrollers and intro to real time programming 1
Microcontrollers and intro to real time programming 1Microcontrollers and intro to real time programming 1
Microcontrollers and intro to real time programming 1SSGMCE SHEGAON
 

Similar a Moore’s Law Scaling and 3D VLSI Technology (20)

IC Technology
IC Technology IC Technology
IC Technology
 
Ic Technology
Ic Technology Ic Technology
Ic Technology
 
Very Large Scale Integrated Circuits VLSI Overview
Very Large Scale Integrated Circuits VLSI OverviewVery Large Scale Integrated Circuits VLSI Overview
Very Large Scale Integrated Circuits VLSI Overview
 
INCREASING THE TRANSISTOR COUNT BY CONSTRUCTING A TWO-LAYER CRYSTAL SQUARE ON...
INCREASING THE TRANSISTOR COUNT BY CONSTRUCTING A TWO-LAYER CRYSTAL SQUARE ON...INCREASING THE TRANSISTOR COUNT BY CONSTRUCTING A TWO-LAYER CRYSTAL SQUARE ON...
INCREASING THE TRANSISTOR COUNT BY CONSTRUCTING A TWO-LAYER CRYSTAL SQUARE ON...
 
Conferencia
ConferenciaConferencia
Conferencia
 
Conferencia
ConferenciaConferencia
Conferencia
 
Performance beyond moore's law
Performance beyond moore's lawPerformance beyond moore's law
Performance beyond moore's law
 
L1,2,3.pdf
L1,2,3.pdfL1,2,3.pdf
L1,2,3.pdf
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI design
 
1 1 vlsi introduction_overview
1 1 vlsi introduction_overview1 1 vlsi introduction_overview
1 1 vlsi introduction_overview
 
Miniturization of CMOS devices
Miniturization of CMOS devicesMiniturization of CMOS devices
Miniturization of CMOS devices
 
22nm tri-gate technology
22nm tri-gate technology22nm tri-gate technology
22nm tri-gate technology
 
Technology overview
Technology overviewTechnology overview
Technology overview
 
Sd group b_assignment 2
Sd group b_assignment 2Sd group b_assignment 2
Sd group b_assignment 2
 
Doering
DoeringDoering
Doering
 
22 nano meter technology
22 nano meter technology22 nano meter technology
22 nano meter technology
 
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORREVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
 
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORREVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
 
Introduction to IC.ppt
Introduction to IC.pptIntroduction to IC.ppt
Introduction to IC.ppt
 
Microcontrollers and intro to real time programming 1
Microcontrollers and intro to real time programming 1Microcontrollers and intro to real time programming 1
Microcontrollers and intro to real time programming 1
 

Último

React JS; all concepts. Contains React Features, JSX, functional & Class comp...
React JS; all concepts. Contains React Features, JSX, functional & Class comp...React JS; all concepts. Contains React Features, JSX, functional & Class comp...
React JS; all concepts. Contains React Features, JSX, functional & Class comp...Karmanjay Verma
 
Tampa BSides - The No BS SOC (slides from April 6, 2024 talk)
Tampa BSides - The No BS SOC (slides from April 6, 2024 talk)Tampa BSides - The No BS SOC (slides from April 6, 2024 talk)
Tampa BSides - The No BS SOC (slides from April 6, 2024 talk)Mark Simos
 
A Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software DevelopersA Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software DevelopersNicole Novielli
 
A Glance At The Java Performance Toolbox
A Glance At The Java Performance ToolboxA Glance At The Java Performance Toolbox
A Glance At The Java Performance ToolboxAna-Maria Mihalceanu
 
Passkey Providers and Enabling Portability: FIDO Paris Seminar.pptx
Passkey Providers and Enabling Portability: FIDO Paris Seminar.pptxPasskey Providers and Enabling Portability: FIDO Paris Seminar.pptx
Passkey Providers and Enabling Portability: FIDO Paris Seminar.pptxLoriGlavin3
 
Moving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdfMoving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdfLoriGlavin3
 
Bridging Between CAD & GIS: 6 Ways to Automate Your Data Integration
Bridging Between CAD & GIS:  6 Ways to Automate Your Data IntegrationBridging Between CAD & GIS:  6 Ways to Automate Your Data Integration
Bridging Between CAD & GIS: 6 Ways to Automate Your Data Integrationmarketing932765
 
Infrared simulation and processing on Nvidia platforms
Infrared simulation and processing on Nvidia platformsInfrared simulation and processing on Nvidia platforms
Infrared simulation and processing on Nvidia platformsYoss Cohen
 
Scale your database traffic with Read & Write split using MySQL Router
Scale your database traffic with Read & Write split using MySQL RouterScale your database traffic with Read & Write split using MySQL Router
Scale your database traffic with Read & Write split using MySQL RouterMydbops
 
Abdul Kader Baba- Managing Cybersecurity Risks and Compliance Requirements i...
Abdul Kader Baba- Managing Cybersecurity Risks  and Compliance Requirements i...Abdul Kader Baba- Managing Cybersecurity Risks  and Compliance Requirements i...
Abdul Kader Baba- Managing Cybersecurity Risks and Compliance Requirements i...itnewsafrica
 
UiPath Community: Communication Mining from Zero to Hero
UiPath Community: Communication Mining from Zero to HeroUiPath Community: Communication Mining from Zero to Hero
UiPath Community: Communication Mining from Zero to HeroUiPathCommunity
 
Unleashing Real-time Insights with ClickHouse_ Navigating the Landscape in 20...
Unleashing Real-time Insights with ClickHouse_ Navigating the Landscape in 20...Unleashing Real-time Insights with ClickHouse_ Navigating the Landscape in 20...
Unleashing Real-time Insights with ClickHouse_ Navigating the Landscape in 20...Alkin Tezuysal
 
Generative Artificial Intelligence: How generative AI works.pdf
Generative Artificial Intelligence: How generative AI works.pdfGenerative Artificial Intelligence: How generative AI works.pdf
Generative Artificial Intelligence: How generative AI works.pdfIngrid Airi González
 
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...Wes McKinney
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxLoriGlavin3
 
React Native vs Ionic - The Best Mobile App Framework
React Native vs Ionic - The Best Mobile App FrameworkReact Native vs Ionic - The Best Mobile App Framework
React Native vs Ionic - The Best Mobile App FrameworkPixlogix Infotech
 
All These Sophisticated Attacks, Can We Really Detect Them - PDF
All These Sophisticated Attacks, Can We Really Detect Them - PDFAll These Sophisticated Attacks, Can We Really Detect Them - PDF
All These Sophisticated Attacks, Can We Really Detect Them - PDFMichael Gough
 
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24Mark Goldstein
 
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...Nikki Chapple
 
Top 10 Hubspot Development Companies in 2024
Top 10 Hubspot Development Companies in 2024Top 10 Hubspot Development Companies in 2024
Top 10 Hubspot Development Companies in 2024TopCSSGallery
 

Último (20)

React JS; all concepts. Contains React Features, JSX, functional & Class comp...
React JS; all concepts. Contains React Features, JSX, functional & Class comp...React JS; all concepts. Contains React Features, JSX, functional & Class comp...
React JS; all concepts. Contains React Features, JSX, functional & Class comp...
 
Tampa BSides - The No BS SOC (slides from April 6, 2024 talk)
Tampa BSides - The No BS SOC (slides from April 6, 2024 talk)Tampa BSides - The No BS SOC (slides from April 6, 2024 talk)
Tampa BSides - The No BS SOC (slides from April 6, 2024 talk)
 
A Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software DevelopersA Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software Developers
 
A Glance At The Java Performance Toolbox
A Glance At The Java Performance ToolboxA Glance At The Java Performance Toolbox
A Glance At The Java Performance Toolbox
 
Passkey Providers and Enabling Portability: FIDO Paris Seminar.pptx
Passkey Providers and Enabling Portability: FIDO Paris Seminar.pptxPasskey Providers and Enabling Portability: FIDO Paris Seminar.pptx
Passkey Providers and Enabling Portability: FIDO Paris Seminar.pptx
 
Moving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdfMoving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdf
 
Bridging Between CAD & GIS: 6 Ways to Automate Your Data Integration
Bridging Between CAD & GIS:  6 Ways to Automate Your Data IntegrationBridging Between CAD & GIS:  6 Ways to Automate Your Data Integration
Bridging Between CAD & GIS: 6 Ways to Automate Your Data Integration
 
Infrared simulation and processing on Nvidia platforms
Infrared simulation and processing on Nvidia platformsInfrared simulation and processing on Nvidia platforms
Infrared simulation and processing on Nvidia platforms
 
Scale your database traffic with Read & Write split using MySQL Router
Scale your database traffic with Read & Write split using MySQL RouterScale your database traffic with Read & Write split using MySQL Router
Scale your database traffic with Read & Write split using MySQL Router
 
Abdul Kader Baba- Managing Cybersecurity Risks and Compliance Requirements i...
Abdul Kader Baba- Managing Cybersecurity Risks  and Compliance Requirements i...Abdul Kader Baba- Managing Cybersecurity Risks  and Compliance Requirements i...
Abdul Kader Baba- Managing Cybersecurity Risks and Compliance Requirements i...
 
UiPath Community: Communication Mining from Zero to Hero
UiPath Community: Communication Mining from Zero to HeroUiPath Community: Communication Mining from Zero to Hero
UiPath Community: Communication Mining from Zero to Hero
 
Unleashing Real-time Insights with ClickHouse_ Navigating the Landscape in 20...
Unleashing Real-time Insights with ClickHouse_ Navigating the Landscape in 20...Unleashing Real-time Insights with ClickHouse_ Navigating the Landscape in 20...
Unleashing Real-time Insights with ClickHouse_ Navigating the Landscape in 20...
 
Generative Artificial Intelligence: How generative AI works.pdf
Generative Artificial Intelligence: How generative AI works.pdfGenerative Artificial Intelligence: How generative AI works.pdf
Generative Artificial Intelligence: How generative AI works.pdf
 
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptx
 
React Native vs Ionic - The Best Mobile App Framework
React Native vs Ionic - The Best Mobile App FrameworkReact Native vs Ionic - The Best Mobile App Framework
React Native vs Ionic - The Best Mobile App Framework
 
All These Sophisticated Attacks, Can We Really Detect Them - PDF
All These Sophisticated Attacks, Can We Really Detect Them - PDFAll These Sophisticated Attacks, Can We Really Detect Them - PDF
All These Sophisticated Attacks, Can We Really Detect Them - PDF
 
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
 
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
 
Top 10 Hubspot Development Companies in 2024
Top 10 Hubspot Development Companies in 2024Top 10 Hubspot Development Companies in 2024
Top 10 Hubspot Development Companies in 2024
 

Moore’s Law Scaling and 3D VLSI Technology

  • 1.
  • 2. The beginning Microprocessors are essential to many of the products we use every day such as TVs, cars, radios, home appliances and of course, computers. Transistors are the main components of microprocessors. At their most basic level, transistors may seem simple. But their development actually required many years of painstaking research. Before transistors, computers relied on slow, inefficient vacuum tubes and mechanical switches to process information. In 1958, engineers managed to put two transistors onto a Silicon crystal and create the first integrated circuit, which subsequently led to the first microprocessor.                                                 
  • 3. Transistor Size Scaling MOSFET performance improves as size is decreased: shorter switching time, lower power consumption. 2 orders of magnitude reduction in transistor size in 30 years.
  • 4. Significant Breakthroughs Transistor size : Intel’s research labs have recently shown the world’s smallest transistor, with a gate length of 15nm. We continue to build smaller and smaller transistors that are faster and faster. We've reduced the size from 70 nanometer to 30 nanometer to 20 nanometer, and now to 15 nanometer gates. Manufacturing process : A new manufacturing process called 130 nanometer process technology (a nanometer is a billionth of a meter) allows Intel today to manufacture chips with circuitry so small it would take almost 1,000 of these "wires" placed side-by-side to equal the width of a human hair. This new 130-nanometer process has 60nm gate-length transistors and six layers of copper interconnect. This process is producing microprocessors today with millions of transistors and running at multi-gigahertz clock speeds. Wafer size : Wafers, which are round polished disks made of silicon, provide the base on which chips are manufactured. Use a bigger wafer and you can reduce manufacturing costs. Intel has begun using a 300 millimeter (about 12 inches) diameter silicon wafer size, up from the previous wafer size of 200mm (about 8 inches).
  • 5.
  • 6.
  • 7.
  • 8.
  • 9.
  • 10.
  • 11. Ever since the invention of integrated circuit, the smallest feature size has been reducing every year. Currently (2002) the smallest feature size is about 0.13 micron. At the same time the number transistors per chip is increasing due to feature size reduction and increase in chip area. Classic example is the case of memory chips: Gordon Moore of Intel in early 1970s found that: “density” (bits per chip) growing at the rate of four times in 3 to 4 years - often referred to as Moore’s Law. In subsequent years, the pace slowed down a bit, data density has doubled approximately every 18 months – current definition of Moore’s Law .
  • 12.
  • 13.
  • 14.
  • 15.
  • 17. Intel Pentium (IV) Microprocessor
  • 18. Die Size Growth Die size grows by 14% to satisfy Moore’s Law Courtesy, Intel 4004 8008 8080 8085 8086 286 386 486 Pentium ® proc P6 1 10 100 1970 1980 1990 2000 2010 Year Die size (mm) ~7% growth per year ~2X growth in 10 years
  • 19. Clock Frequency Lead microprocessors frequency doubles every 2 years P6 Pentium ® proc 486 386 286 8086 8085 8080 8008 4004 0.1 1 10 100 1000 10000 1970 1980 1990 2000 2010 Year Frequency (Mhz) 2X every 2 years Courtesy, Intel
  • 20. Examples of Cost Metrics (1994) $417 9% 40 296 1.5 $1500 0.80 3 Pentium $272 13% 48 256 1.6 $1700 0.70 3 Super SPARC $149 19% 53 234 1.2 $1500 0.70 3 DEC Alpha $73 27% 66 196 1.0 $1300 0.80 3 HP PA 7100 $53 28% 115 121 1.3 $1700 0.80 4 PowerPC 601 $12 54% 181 81 1.0 $1200 0.80 3 486DX2 $4 71% 360 43 1.0 $900 0.90 2 386DX Die cost Yield Dies/wafer Area (mm 2 ) Defects/cm 2 Wafer cost Line width Metal layers Chip
  • 21.
  • 22.
  • 23.
  • 24.
  • 25.
  • 26.
  • 27.
  • 28.
  • 29.
  • 30.
  • 31.
  • 32.

Notas del editor

  1. Staffing costs computed at $150K/staff year (in 1997 dollars)
  2. While the cost of producing a single transistor has dropped exponentially over the past few decades, the basic cost equation hasn’t changed. Cost of a circuit is dependent upon the chip area. Alpha depends upon the complexity of the manufacturing process (and is roughly proportional to the number of masks). A good estimate for today’s complex CMOS process is alpha = 3. Defects per unit area is a measure of the material and process-induced faults. A value between 0.5 and 1 defects/cm**2 is typical today but strongly depends upon the maturity of the process.
  3. While the cost of producing a single transistor has dropped exponentially over the past few decades, the basic cost equation hasn’t changed. Cost of a circuit is dependent upon the chip area. Alpha depends upon the complexity of the manufacturing process (and is roughly proportional to the number of masks). A good estimate for today’s complex CMOS process is alpha = 3. Defects per unit area is a measure of the material and process-induced faults. A value between 0.5 and 1 defects/cm**2 is typical today but strongly depends upon the maturity of the process.
  4. introduced in 1971 versus 8086 introduced in 1978 1 MHz clock rate 10 MHz clock rate 5volt VDD (?) 5volt VDD 10 micron (?) 3 micron 5K transistors (?) 29K transistors
  5. P5 introduced in 1994 versus P6 (Pentium Pro) in 1996 75 to 100 MHz clock rate 150 to 200 MHz clock rate 91 mm**2 196 mm**2 3.3M transistors 5.5M transistors (1M in cache) (external cache) 0.35 micron 0.35 micron 4 layers metal 4 layers metal 3.3volt VDD 3.3volt VDD >20W typical power dissipation 387 pins