SlideShare una empresa de Scribd logo
1 de 41
Description of basic Computer
Instruction Format and their execution
Common Bus System
Instruction Cycle
Hardwired Control Unit
IO Configuration and IO handling
Basic Computer
Organization and Design
Description of basic computer
 Computers are the digital devices that performs the
various computational task.
 Digital means there is the process of representing the
information by the help of the certain discrete
values.
 Information is represented in digital computers in
terms of bits.
 By various coding techniques these groups of bits can
not only represent numbers but also other discrete
symbols.
Description of basic computer
 A computer system is sub-divided into two
functional entities: hardware and software.
 Hardware consists of all electronics components.
 Software consists of instruction and data that the
computer manipulate to perform various tasks.
Description of basic computer
Description of basic computer
 Application software is all the computer software
that causes a computer to perform useful tasks
beyond the running of the computer itself.
 System software is computer software designed to
operate and control the computer hardware and to
provide a platform for running application software.
 Computer hardware is the collection of physical
elements that comprise a computer system
Description of basic computer
Description of basic computer
 Hardware consist of three major parts:
 CPU: It has ALU for manipulating data, registers for storing
data and control circuit for generating control signals.
 Memory: It store instruction and data.
 I/O Processor: It contain electronic circuit for communicating
and controlling information flow between computer and input
or output devices.
Description of basic computer
 Computer organization is concerned with the way
hardware operate and the way the way they are
connected together to form the computer system.
 Computer architecture is concerned with the
structure and behavior of computers as seen by the
user. It includes information formats, the instruction
set and technique for addressing memory.
Instruction Code
 It is a group of bits that instruct the computer to
perform a specific task.
 It contains various parts one of them is the opcode to
specify the type of operation to be performed.
 Another field is the address field which is used to
specify the operand address on which the operation
is to be done.
Stored Program Organization
Indirect Address
 In direct address the address field in the instruction
gives the address of the operand,
 In case of the indirect address, the address in the
address field gives an address of the memory word in
which address operand is found.
 Direct and indirect address are separated by bit I. I is
1 for indirect and o for direct.
Effective Address
 It is the address of the actual operand.
 In direct address, content of the address field gives
the effective address which is 457 in the given
example.
 In indirect address, the word in the memory address
specified in the address field gives the effective
address which is 1350 in the given example.
Computer Register
Computer Registers
Common Bus System
 The basic computer has eight register, memory unit
and control unit.
 Path must be provided to transfer information from
one register to another and from memory to the
register.
 The number of wires will be excessive if the
connection is made between the output of each
register and input of other.
 A more efficient scheme in transferring information
in a system having many register is to use a common
bus.
Common Bus System
 The outputs of seven registers and memory are
connected to the common bus.
 The specific output that is selected for the bus lines
at any given time is determined from the binary
value of the selection variables S2,S1 and S0.
 The numbers along each output shows the decimal
equivalent of the required binary selection.
 The lines from the common bus are connected to the
inputs of each register and data input of the memory.
Common Bus System
 The particular register whose LD(load) input is
enabled receives the data from the bus during the
next clock transition.
 The memory receives the content of the bus when its
write input is activated.
Basic Instruction Format
Basic Instruction Format
 A memory reference instruction uses 12 bits to
specify the an address and one bit to specify the
addressing mode.
 A register reference instruction specifies an
operation on or a test of the AC register. 12 bits are
used to specify the operation or test to be executed.
 In the case of i/o instruction also 12 bits are used to
specify the type of i/o operation or test performed.
Basic Instruction Format
 Hex code of i/o instruction starts with F.
 Hex code of register reference instruction starts with
the 7.
 Hex code of direct memory reference instruction
starts with 0-6.
 Hex code of indirect memory reference instruction
starts with 8-E.
Instruction Set Completeness
 The set of instruction are said to complete if the
computer includes sufficient number of instruction
in each of the following categories.
 Arithmetic, logical and shift instruction.
 Instruction for moving information to and from memory and
processor registers.
 Program control instructions together with instruction that
check the status conditions.
 Input and output instructions.
Timing and Control
 The timing for all registers in the basic computer is
controlled by the master clock generator.
 The clock pulsed are applied to all the flip flops and
registers in the system.
 The clock pulses do not change the state of register
unless enabled by control signals.
 These signals are generated in the control unit.
 There are two major types of control organization:
hardwired control and micro programmed control.
Timing and Control
 In hardwired control, the control logic is
implemented with gates, flip flops, decoders and
other digital circuits.
 In micro programmed organization, the control
information is stored in a control memory. The
control memory is programmed to initiate the
required sequence of micro operation.
Hardwired Control Unit
Hardwired Control Unit
 It consists of two decoders , sequence counter and
number of control logic gates.
 An instruction read from memory is places in IR.
 Opcode of the instruction derives one of the output
of opcode decoder high.
 At first SC is cleared to zero. As the first clock pulse
hits the output of counter and hence counter decoder
change and produce sequence of timing signals
T0,T1,T2 and so on.
Hardwired Control Unit
 The output of counter decoder and decoded opcode
of the instruction causes the control logic to generate
a particular control word for the operation.
 At the end of each instruction, counter is cleared.
 For the next instruction, the opcode produces
different output on the opcode decoder and the
control will be different and the control unit will
perform the different tasks
Instruction Cycle
 The program executed in the computer by going
through a cycle for each instruction.
 The process of fetching, decoding and executing the
instruction is called instruction cycle.
 In basic computer each instruction cycle consists of
the following phases:
 Fetch an instruction from memory.
 Decode instruction
 Read effective address if the instruction has indirect address.
 Execute the instruction
Instruction Cycle
Instruction Cycle
 Fetch and Decode
 SC is cleared to 0. It is incremented by one so that timing
signal goes through T0,T1 and so on.
 PC is loaded with the address of the first instruction.
 Micro operation are listed below:
Instruction Cycle
 Determine the type of instruction
 Decoder output D7 equals to 1 if instruction is register
reference or input/output reference.(opcode 111)
 Decoder output D7 equals to o if the instruction is memory
reference.(opcode 000-110)
 Control then inspects the first bit. If D7=0 & I=1 it is memory
reference with indirect address. If D7=0 and I=0 it is memory
reference with direct address.
 If D7=1 and I=0 it is register reference instruction.
 If D7=1 and I=1 it is input/output reference instruction.
Instruction Cycle
 Execute the Instruction
 Three instruction types are divided into four paths.
 The operation related to timing signal T3 are :
Input Output Configuration
 A computer serves no useful purpose unless it
communicates with the external environment.
 Instruction and data stored in memory must come
from some input device.
 Computational results must be transmitted to the
user through some output device
Input Output Configuration
Input Output Configuration
 Input Register(INPR) consist of eight bits and hold
alphanumeric input information.
 The one bit input flag(FGI) is control flip flop. It is 1
when information is available in INPR and cleared to
0 when information is accepted by computer.
 The output register(OUTR) works in similar manner.
 When computer found FGO is 1, the information
from AC is transferred to OUTR and FGO is cleared
to 0.
 The output device receives the information and set
FGO to 1.
Program Interrupt
 The speed of the peripheral devices are very slow in
comparison to that of the computer.
 So during i/o operation computer will waste time
while checking the flag instead of doing some useful
tasks.
 One solution for this problem is that computer won’t
check the flag continuously but get interrupted
whenever the flag is set.
 Computer than deviates from what it was doing and
take care of the i/o operation.
Interrupt Cycle
 The interrupt handled by the program can be
explained with the help of flow chart.
 When R=0, computer goes through an instruction
cycle.
 During execute phase IEN is checked if it is 1, control
checks for flags if both are zero next instruction is
executed. If either flag is 1 when IEN is 1, R is set to 1
and it goes through the interrupt cycle.
Interrupt Cycle
 In interrupt cycle address in PC is stored in some
location so that it can be found later.
 Here we choose memory location at address 0 to
store the return address.
Interrupt Cycle
Interrupt Cycle

Más contenido relacionado

La actualidad más candente

Data transfer and manipulation
Data transfer and manipulationData transfer and manipulation
Data transfer and manipulationSanjeev Patel
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Designmekind
 
Basic ops concept of comp
Basic ops  concept of compBasic ops  concept of comp
Basic ops concept of compgaurav jain
 
Computer instructions
Computer instructionsComputer instructions
Computer instructionsAnuj Modi
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)Sandesh Jonchhe
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architectureFaisal Hussain
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycleutsav_shah
 
Modes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationModes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationMOHIT AGARWAL
 
Computer registers
Computer registersComputer registers
Computer registersDeepikaT13
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memoryDeepak John
 
Computer organization
Computer organizationComputer organization
Computer organizationishapadhy
 
Memory organization
Memory organizationMemory organization
Memory organizationishapadhy
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output OrganizationKamal Acharya
 
Instruction Cycle in Computer Organization.pptx
Instruction Cycle in Computer Organization.pptxInstruction Cycle in Computer Organization.pptx
Instruction Cycle in Computer Organization.pptxYash346903
 
Types of Addressing modes- COA
Types of Addressing modes- COATypes of Addressing modes- COA
Types of Addressing modes- COARuchi Maurya
 

La actualidad más candente (20)

Data transfer and manipulation
Data transfer and manipulationData transfer and manipulation
Data transfer and manipulation
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
 
Basic ops concept of comp
Basic ops  concept of compBasic ops  concept of comp
Basic ops concept of comp
 
Computer instructions
Computer instructionsComputer instructions
Computer instructions
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architecture
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
 
Modes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationModes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output Organization
 
Registers
RegistersRegisters
Registers
 
Computer registers
Computer registersComputer registers
Computer registers
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memory
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Computer organization
Computer organizationComputer organization
Computer organization
 
Memory Hierarchy
Memory HierarchyMemory Hierarchy
Memory Hierarchy
 
Memory organization
Memory organizationMemory organization
Memory organization
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Instruction Cycle in Computer Organization.pptx
Instruction Cycle in Computer Organization.pptxInstruction Cycle in Computer Organization.pptx
Instruction Cycle in Computer Organization.pptx
 
Types of Addressing modes- COA
Types of Addressing modes- COATypes of Addressing modes- COA
Types of Addressing modes- COA
 

Destacado

Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionCésar de Souza
 
8086 microprocessor instruction set by Er. Swapnil Kaware
8086 microprocessor instruction set by Er. Swapnil Kaware8086 microprocessor instruction set by Er. Swapnil Kaware
8086 microprocessor instruction set by Er. Swapnil KawareProf. Swapnil V. Kaware
 
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction setSaumitra Rukmangad
 
1327 Addressing Modes Of 8086
1327 Addressing Modes Of 80861327 Addressing Modes Of 8086
1327 Addressing Modes Of 8086techbed
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycleKumar
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes Sher Shah Merkhel
 
Unit II arm 7 Instruction Set
Unit II arm 7 Instruction SetUnit II arm 7 Instruction Set
Unit II arm 7 Instruction SetDr. Pankaj Zope
 
Input and Output Devices.
Input and Output Devices.Input and Output Devices.
Input and Output Devices.abena
 
LinkedIn SlideShare: Knowledge, Well-Presented
LinkedIn SlideShare: Knowledge, Well-PresentedLinkedIn SlideShare: Knowledge, Well-Presented
LinkedIn SlideShare: Knowledge, Well-PresentedSlideShare
 

Destacado (14)

Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
 
8086 microprocessor instruction set by Er. Swapnil Kaware
8086 microprocessor instruction set by Er. Swapnil Kaware8086 microprocessor instruction set by Er. Swapnil Kaware
8086 microprocessor instruction set by Er. Swapnil Kaware
 
Fms
FmsFms
Fms
 
ADDRESSING MODE
ADDRESSING MODEADDRESSING MODE
ADDRESSING MODE
 
Coa presentation2
Coa presentation2Coa presentation2
Coa presentation2
 
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
1327 Addressing Modes Of 8086
1327 Addressing Modes Of 80861327 Addressing Modes Of 8086
1327 Addressing Modes Of 8086
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes
 
Unit II arm 7 Instruction Set
Unit II arm 7 Instruction SetUnit II arm 7 Instruction Set
Unit II arm 7 Instruction Set
 
Input and Output Devices.
Input and Output Devices.Input and Output Devices.
Input and Output Devices.
 
Unit 3
Unit 3Unit 3
Unit 3
 
LinkedIn SlideShare: Knowledge, Well-Presented
LinkedIn SlideShare: Knowledge, Well-PresentedLinkedIn SlideShare: Knowledge, Well-Presented
LinkedIn SlideShare: Knowledge, Well-Presented
 

Similar a Basic Computer Organization and Design

Chapter 3 computer organization and artpdf
Chapter 3 computer organization and artpdfChapter 3 computer organization and artpdf
Chapter 3 computer organization and artpdfMohammed472103
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csaAnjaan Gajendra
 
Design of FPGA based 8-bit RISC Controller IP core using VHDL
Design of FPGA based 8-bit RISC Controller IP core using VHDLDesign of FPGA based 8-bit RISC Controller IP core using VHDL
Design of FPGA based 8-bit RISC Controller IP core using VHDLAneesh Raveendran
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.CS_GDRCST
 
Overview of microcontroller and microprocessor
Overview of microcontroller and microprocessor Overview of microcontroller and microprocessor
Overview of microcontroller and microprocessor Mrunal Deshkar
 
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNBASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNAnonymous Red
 
INSTRUCTION TYPES
INSTRUCTION TYPESINSTRUCTION TYPES
INSTRUCTION TYPESdevi195058
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessorankitnav1
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessorankitnav1
 
CO Unit 3.pdf (Important chapter of coa)
CO Unit 3.pdf (Important chapter of coa)CO Unit 3.pdf (Important chapter of coa)
CO Unit 3.pdf (Important chapter of coa)guptakrishns23
 
4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]shibbirtanvin
 
4bit PC report
4bit PC report4bit PC report
4bit PC reporttanvin
 
MICROPROCESSOR 8085 WITH PROGRAMS
MICROPROCESSOR 8085 WITH PROGRAMSMICROPROCESSOR 8085 WITH PROGRAMS
MICROPROCESSOR 8085 WITH PROGRAMSSabin Gautam
 
module 1 computer architecture diploma
 module 1 computer architecture diploma   module 1 computer architecture diploma
module 1 computer architecture diploma Manoharan Ragavan
 
Microprocessor and microcontroller (MPMC).pdf
Microprocessor and microcontroller (MPMC).pdfMicroprocessor and microcontroller (MPMC).pdf
Microprocessor and microcontroller (MPMC).pdfXyzjakhaAbhuvs
 

Similar a Basic Computer Organization and Design (20)

2.computer org.
2.computer org.2.computer org.
2.computer org.
 
CSA PPT UNIT 1.pptx
CSA PPT UNIT 1.pptxCSA PPT UNIT 1.pptx
CSA PPT UNIT 1.pptx
 
Chapter 3 computer organization and artpdf
Chapter 3 computer organization and artpdfChapter 3 computer organization and artpdf
Chapter 3 computer organization and artpdf
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csa
 
unit-i.pdf
unit-i.pdfunit-i.pdf
unit-i.pdf
 
Design of FPGA based 8-bit RISC Controller IP core using VHDL
Design of FPGA based 8-bit RISC Controller IP core using VHDLDesign of FPGA based 8-bit RISC Controller IP core using VHDL
Design of FPGA based 8-bit RISC Controller IP core using VHDL
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Overview of microcontroller and microprocessor
Overview of microcontroller and microprocessor Overview of microcontroller and microprocessor
Overview of microcontroller and microprocessor
 
CAO-Unit-I.pptx
CAO-Unit-I.pptxCAO-Unit-I.pptx
CAO-Unit-I.pptx
 
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNBASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN
 
INSTRUCTION TYPES
INSTRUCTION TYPESINSTRUCTION TYPES
INSTRUCTION TYPES
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
CO Unit 3.pdf (Important chapter of coa)
CO Unit 3.pdf (Important chapter of coa)CO Unit 3.pdf (Important chapter of coa)
CO Unit 3.pdf (Important chapter of coa)
 
4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]
 
4bit PC report
4bit PC report4bit PC report
4bit PC report
 
Processor Basics
Processor BasicsProcessor Basics
Processor Basics
 
MICROPROCESSOR 8085 WITH PROGRAMS
MICROPROCESSOR 8085 WITH PROGRAMSMICROPROCESSOR 8085 WITH PROGRAMS
MICROPROCESSOR 8085 WITH PROGRAMS
 
module 1 computer architecture diploma
 module 1 computer architecture diploma   module 1 computer architecture diploma
module 1 computer architecture diploma
 
Microprocessor and microcontroller (MPMC).pdf
Microprocessor and microcontroller (MPMC).pdfMicroprocessor and microcontroller (MPMC).pdf
Microprocessor and microcontroller (MPMC).pdf
 

Más de Kamal Acharya

Programming the basic computer
Programming the basic computerProgramming the basic computer
Programming the basic computerKamal Acharya
 
Introduction to Computer Security
Introduction to Computer SecurityIntroduction to Computer Security
Introduction to Computer SecurityKamal Acharya
 
Making decision and repeating in PHP
Making decision and repeating  in PHPMaking decision and repeating  in PHP
Making decision and repeating in PHPKamal Acharya
 
Working with arrays in php
Working with arrays in phpWorking with arrays in php
Working with arrays in phpKamal Acharya
 
Text and Numbers (Data Types)in PHP
Text and Numbers (Data Types)in PHPText and Numbers (Data Types)in PHP
Text and Numbers (Data Types)in PHPKamal Acharya
 
Capacity Planning of Data Warehousing
Capacity Planning of Data WarehousingCapacity Planning of Data Warehousing
Capacity Planning of Data WarehousingKamal Acharya
 
Information Privacy and Data Mining
Information Privacy and Data MiningInformation Privacy and Data Mining
Information Privacy and Data MiningKamal Acharya
 
Association Analysis in Data Mining
Association Analysis in Data MiningAssociation Analysis in Data Mining
Association Analysis in Data MiningKamal Acharya
 
Classification techniques in data mining
Classification techniques in data miningClassification techniques in data mining
Classification techniques in data miningKamal Acharya
 
Introduction to Data Mining and Data Warehousing
Introduction to Data Mining and Data WarehousingIntroduction to Data Mining and Data Warehousing
Introduction to Data Mining and Data WarehousingKamal Acharya
 

Más de Kamal Acharya (20)

Programming the basic computer
Programming the basic computerProgramming the basic computer
Programming the basic computer
 
Computer Arithmetic
Computer ArithmeticComputer Arithmetic
Computer Arithmetic
 
Introduction to Computer Security
Introduction to Computer SecurityIntroduction to Computer Security
Introduction to Computer Security
 
Session and Cookies
Session and CookiesSession and Cookies
Session and Cookies
 
Functions in php
Functions in phpFunctions in php
Functions in php
 
Web forms in php
Web forms in phpWeb forms in php
Web forms in php
 
Making decision and repeating in PHP
Making decision and repeating  in PHPMaking decision and repeating  in PHP
Making decision and repeating in PHP
 
Working with arrays in php
Working with arrays in phpWorking with arrays in php
Working with arrays in php
 
Text and Numbers (Data Types)in PHP
Text and Numbers (Data Types)in PHPText and Numbers (Data Types)in PHP
Text and Numbers (Data Types)in PHP
 
Introduction to PHP
Introduction to PHPIntroduction to PHP
Introduction to PHP
 
Capacity Planning of Data Warehousing
Capacity Planning of Data WarehousingCapacity Planning of Data Warehousing
Capacity Planning of Data Warehousing
 
Data Warehousing
Data WarehousingData Warehousing
Data Warehousing
 
Search Engines
Search EnginesSearch Engines
Search Engines
 
Web Mining
Web MiningWeb Mining
Web Mining
 
Information Privacy and Data Mining
Information Privacy and Data MiningInformation Privacy and Data Mining
Information Privacy and Data Mining
 
Cluster Analysis
Cluster AnalysisCluster Analysis
Cluster Analysis
 
Association Analysis in Data Mining
Association Analysis in Data MiningAssociation Analysis in Data Mining
Association Analysis in Data Mining
 
Classification techniques in data mining
Classification techniques in data miningClassification techniques in data mining
Classification techniques in data mining
 
Data Preprocessing
Data PreprocessingData Preprocessing
Data Preprocessing
 
Introduction to Data Mining and Data Warehousing
Introduction to Data Mining and Data WarehousingIntroduction to Data Mining and Data Warehousing
Introduction to Data Mining and Data Warehousing
 

Último

Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AIabhishek36461
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxRomil Mishra
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionDr.Costas Sachpazis
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncssuser2ae721
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating SystemRashmi Bhat
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - GuideGOPINATHS437943
 
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONTHE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONjhunlian
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsDILIPKUMARMONDAL6
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catcherssdickerson1
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substationstephanwindworld
 
home automation using Arduino by Aditya Prasad
home automation using Arduino by Aditya Prasadhome automation using Arduino by Aditya Prasad
home automation using Arduino by Aditya Prasadaditya806802
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdfCaalaaAbdulkerim
 

Último (20)

Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AI
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptx
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - Guide
 
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONTHE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teams
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substation
 
home automation using Arduino by Aditya Prasad
home automation using Arduino by Aditya Prasadhome automation using Arduino by Aditya Prasad
home automation using Arduino by Aditya Prasad
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdf
 

Basic Computer Organization and Design

  • 1. Description of basic Computer Instruction Format and their execution Common Bus System Instruction Cycle Hardwired Control Unit IO Configuration and IO handling Basic Computer Organization and Design
  • 2. Description of basic computer  Computers are the digital devices that performs the various computational task.  Digital means there is the process of representing the information by the help of the certain discrete values.  Information is represented in digital computers in terms of bits.  By various coding techniques these groups of bits can not only represent numbers but also other discrete symbols.
  • 3. Description of basic computer  A computer system is sub-divided into two functional entities: hardware and software.  Hardware consists of all electronics components.  Software consists of instruction and data that the computer manipulate to perform various tasks.
  • 5. Description of basic computer  Application software is all the computer software that causes a computer to perform useful tasks beyond the running of the computer itself.  System software is computer software designed to operate and control the computer hardware and to provide a platform for running application software.  Computer hardware is the collection of physical elements that comprise a computer system
  • 7. Description of basic computer  Hardware consist of three major parts:  CPU: It has ALU for manipulating data, registers for storing data and control circuit for generating control signals.  Memory: It store instruction and data.  I/O Processor: It contain electronic circuit for communicating and controlling information flow between computer and input or output devices.
  • 8. Description of basic computer  Computer organization is concerned with the way hardware operate and the way the way they are connected together to form the computer system.  Computer architecture is concerned with the structure and behavior of computers as seen by the user. It includes information formats, the instruction set and technique for addressing memory.
  • 9. Instruction Code  It is a group of bits that instruct the computer to perform a specific task.  It contains various parts one of them is the opcode to specify the type of operation to be performed.  Another field is the address field which is used to specify the operand address on which the operation is to be done.
  • 11. Indirect Address  In direct address the address field in the instruction gives the address of the operand,  In case of the indirect address, the address in the address field gives an address of the memory word in which address operand is found.  Direct and indirect address are separated by bit I. I is 1 for indirect and o for direct.
  • 12.
  • 13. Effective Address  It is the address of the actual operand.  In direct address, content of the address field gives the effective address which is 457 in the given example.  In indirect address, the word in the memory address specified in the address field gives the effective address which is 1350 in the given example.
  • 16. Common Bus System  The basic computer has eight register, memory unit and control unit.  Path must be provided to transfer information from one register to another and from memory to the register.  The number of wires will be excessive if the connection is made between the output of each register and input of other.  A more efficient scheme in transferring information in a system having many register is to use a common bus.
  • 17.
  • 18. Common Bus System  The outputs of seven registers and memory are connected to the common bus.  The specific output that is selected for the bus lines at any given time is determined from the binary value of the selection variables S2,S1 and S0.  The numbers along each output shows the decimal equivalent of the required binary selection.  The lines from the common bus are connected to the inputs of each register and data input of the memory.
  • 19. Common Bus System  The particular register whose LD(load) input is enabled receives the data from the bus during the next clock transition.  The memory receives the content of the bus when its write input is activated.
  • 21. Basic Instruction Format  A memory reference instruction uses 12 bits to specify the an address and one bit to specify the addressing mode.  A register reference instruction specifies an operation on or a test of the AC register. 12 bits are used to specify the operation or test to be executed.  In the case of i/o instruction also 12 bits are used to specify the type of i/o operation or test performed.
  • 22. Basic Instruction Format  Hex code of i/o instruction starts with F.  Hex code of register reference instruction starts with the 7.  Hex code of direct memory reference instruction starts with 0-6.  Hex code of indirect memory reference instruction starts with 8-E.
  • 23. Instruction Set Completeness  The set of instruction are said to complete if the computer includes sufficient number of instruction in each of the following categories.  Arithmetic, logical and shift instruction.  Instruction for moving information to and from memory and processor registers.  Program control instructions together with instruction that check the status conditions.  Input and output instructions.
  • 24. Timing and Control  The timing for all registers in the basic computer is controlled by the master clock generator.  The clock pulsed are applied to all the flip flops and registers in the system.  The clock pulses do not change the state of register unless enabled by control signals.  These signals are generated in the control unit.  There are two major types of control organization: hardwired control and micro programmed control.
  • 25. Timing and Control  In hardwired control, the control logic is implemented with gates, flip flops, decoders and other digital circuits.  In micro programmed organization, the control information is stored in a control memory. The control memory is programmed to initiate the required sequence of micro operation.
  • 27. Hardwired Control Unit  It consists of two decoders , sequence counter and number of control logic gates.  An instruction read from memory is places in IR.  Opcode of the instruction derives one of the output of opcode decoder high.  At first SC is cleared to zero. As the first clock pulse hits the output of counter and hence counter decoder change and produce sequence of timing signals T0,T1,T2 and so on.
  • 28. Hardwired Control Unit  The output of counter decoder and decoded opcode of the instruction causes the control logic to generate a particular control word for the operation.  At the end of each instruction, counter is cleared.  For the next instruction, the opcode produces different output on the opcode decoder and the control will be different and the control unit will perform the different tasks
  • 29. Instruction Cycle  The program executed in the computer by going through a cycle for each instruction.  The process of fetching, decoding and executing the instruction is called instruction cycle.  In basic computer each instruction cycle consists of the following phases:  Fetch an instruction from memory.  Decode instruction  Read effective address if the instruction has indirect address.  Execute the instruction
  • 31. Instruction Cycle  Fetch and Decode  SC is cleared to 0. It is incremented by one so that timing signal goes through T0,T1 and so on.  PC is loaded with the address of the first instruction.  Micro operation are listed below:
  • 32. Instruction Cycle  Determine the type of instruction  Decoder output D7 equals to 1 if instruction is register reference or input/output reference.(opcode 111)  Decoder output D7 equals to o if the instruction is memory reference.(opcode 000-110)  Control then inspects the first bit. If D7=0 & I=1 it is memory reference with indirect address. If D7=0 and I=0 it is memory reference with direct address.  If D7=1 and I=0 it is register reference instruction.  If D7=1 and I=1 it is input/output reference instruction.
  • 33. Instruction Cycle  Execute the Instruction  Three instruction types are divided into four paths.  The operation related to timing signal T3 are :
  • 34. Input Output Configuration  A computer serves no useful purpose unless it communicates with the external environment.  Instruction and data stored in memory must come from some input device.  Computational results must be transmitted to the user through some output device
  • 36. Input Output Configuration  Input Register(INPR) consist of eight bits and hold alphanumeric input information.  The one bit input flag(FGI) is control flip flop. It is 1 when information is available in INPR and cleared to 0 when information is accepted by computer.  The output register(OUTR) works in similar manner.  When computer found FGO is 1, the information from AC is transferred to OUTR and FGO is cleared to 0.  The output device receives the information and set FGO to 1.
  • 37. Program Interrupt  The speed of the peripheral devices are very slow in comparison to that of the computer.  So during i/o operation computer will waste time while checking the flag instead of doing some useful tasks.  One solution for this problem is that computer won’t check the flag continuously but get interrupted whenever the flag is set.  Computer than deviates from what it was doing and take care of the i/o operation.
  • 38. Interrupt Cycle  The interrupt handled by the program can be explained with the help of flow chart.  When R=0, computer goes through an instruction cycle.  During execute phase IEN is checked if it is 1, control checks for flags if both are zero next instruction is executed. If either flag is 1 when IEN is 1, R is set to 1 and it goes through the interrupt cycle.
  • 39. Interrupt Cycle  In interrupt cycle address in PC is stored in some location so that it can be found later.  Here we choose memory location at address 0 to store the return address.