Instruction Set : Computer Architecture

R
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
INSRTUCTION SET
Registers Control Unit ALU Memory Input/Output
An abbreviation for the
Operational Code.
The portion
of the
instruction
set that
defines or
specifies
the
operations.
Defined in first few bits
of Instruction Set
Each
OPCODE
is unique
*The number of bits defined for (or assigned to) OPCODE varies from processor to processor.
}
}
}
}
}
Opcode Final address
Mode
Initial Address
Address of operand
Large number
of operations
to be
performed
Large
instruction set
is needed
More resistors
will be used
More BUS will
be required
More memory
will be
required
More Space
requirement
Change in
Architecture
Increased cost
Compromise
in time
efficiency
RISC
• Reduced Instruction Set Computer
• Specific purpose processors use it
• Effective length of instruction set is
fixed
• Has target based applications
• Opcodes are fixed
• Higher speed
• Time efficient
• Minimum power consumption
CISC
• Complex Instruction Set Computer
• Comparatively lower speed
• General purpose processors use it
• Effective length of instruction set
varies
• Has general purpose applications
• Opcodes may vary
• Comparatively lower speed
• Comparatively lower time efficiency
• Comparatively higher power
consumption
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
1 de 13

Recomendados

Basics of micro controllers for biginners por
Basics of  micro controllers for biginnersBasics of  micro controllers for biginners
Basics of micro controllers for biginnersGerwin Makanyanga
290 vistas46 diapositivas
SOC Processors Used in SOC por
SOC Processors Used in SOCSOC Processors Used in SOC
SOC Processors Used in SOCA B Shinde
5.7K vistas80 diapositivas
Instruction compression techniques por
Instruction compression techniquesInstruction compression techniques
Instruction compression techniquesSudhanshu Janwadkar
1.1K vistas17 diapositivas
Peephole optimization techniques por
Peephole optimization techniquesPeephole optimization techniques
Peephole optimization techniquesgarishma bhatia
1.1K vistas10 diapositivas
Embedded systems-unit-1 por
Embedded systems-unit-1Embedded systems-unit-1
Embedded systems-unit-1Prabhu Mali
263 vistas73 diapositivas
Doc32002 por
Doc32002Doc32002
Doc32002Alfredo Santillan
288 vistas159 diapositivas

Más contenido relacionado

Similar a Instruction Set : Computer Architecture

introduction to embedded systems part 1 por
introduction to embedded systems part 1introduction to embedded systems part 1
introduction to embedded systems part 1Hatem Abd El-Salam
244 vistas41 diapositivas
13 risc por
13 risc13 risc
13 riscdilip kumar
487 vistas38 diapositivas
MICROPROCESSOR_Notes.pptx por
MICROPROCESSOR_Notes.pptxMICROPROCESSOR_Notes.pptx
MICROPROCESSOR_Notes.pptxWorkingad
1 vista9 diapositivas
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf por
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfAsst.Prof. M.Gokilavani
16 vistas29 diapositivas
How to Measure RTOS Performance por
How to Measure RTOS Performance How to Measure RTOS Performance
How to Measure RTOS Performance mentoresd
5.9K vistas43 diapositivas
Doc32000 por
Doc32000Doc32000
Doc32000Alfredo Santillan
415 vistas377 diapositivas

Similar a Instruction Set : Computer Architecture(20)

MICROPROCESSOR_Notes.pptx por Workingad
MICROPROCESSOR_Notes.pptxMICROPROCESSOR_Notes.pptx
MICROPROCESSOR_Notes.pptx
Workingad1 vista
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf por Asst.Prof. M.Gokilavani
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
How to Measure RTOS Performance por mentoresd
How to Measure RTOS Performance How to Measure RTOS Performance
How to Measure RTOS Performance
mentoresd5.9K vistas
Advanced processor principles por Dhaval Bagal
Advanced processor principlesAdvanced processor principles
Advanced processor principles
Dhaval Bagal142 vistas
Zpu por flexcore
ZpuZpu
Zpu
flexcore1.4K vistas
Central processing unit por Kamal Acharya
Central processing unitCentral processing unit
Central processing unit
Kamal Acharya3.9K vistas
Design of Software for Embedded Systems por Peter Tröger
Design of Software for Embedded SystemsDesign of Software for Embedded Systems
Design of Software for Embedded Systems
Peter Tröger2.5K vistas
typicales-210510062115.pdf por ssuser136534
typicales-210510062115.pdftypicales-210510062115.pdf
typicales-210510062115.pdf
ssuser1365345 vistas
Typical Embedded System por anand hd
Typical Embedded SystemTypical Embedded System
Typical Embedded System
anand hd1.4K vistas
Motivation for multithreaded architectures por Young Alista
Motivation for multithreaded architecturesMotivation for multithreaded architectures
Motivation for multithreaded architectures
Young Alista288 vistas
WINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptx por SoniBhavya
WINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptxWINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptx
WINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptx
SoniBhavya25 vistas

Último

Renewal Projects in Seismic Construction por
Renewal Projects in Seismic ConstructionRenewal Projects in Seismic Construction
Renewal Projects in Seismic ConstructionEngineering & Seismic Construction
12 vistas8 diapositivas
Module-1, Chapter-2 Data Types, Variables, and Arrays por
Module-1, Chapter-2 Data Types, Variables, and ArraysModule-1, Chapter-2 Data Types, Variables, and Arrays
Module-1, Chapter-2 Data Types, Variables, and ArraysDemian Antony D'Mello
19 vistas44 diapositivas
Field Programmable Gate Arrays : Architecture por
Field Programmable Gate Arrays : ArchitectureField Programmable Gate Arrays : Architecture
Field Programmable Gate Arrays : ArchitectureUsha Mehta
33 vistas74 diapositivas
Robotics in construction enterprise por
Robotics in construction enterpriseRobotics in construction enterprise
Robotics in construction enterpriseKhalid Abdel Naser Abdel Rahim
5 vistas1 diapositiva
Ansari: Practical experiences with an LLM-based Islamic Assistant por
Ansari: Practical experiences with an LLM-based Islamic AssistantAnsari: Practical experiences with an LLM-based Islamic Assistant
Ansari: Practical experiences with an LLM-based Islamic AssistantM Waleed Kadous
13 vistas29 diapositivas
Pitchbook Repowerlab.pdf por
Pitchbook Repowerlab.pdfPitchbook Repowerlab.pdf
Pitchbook Repowerlab.pdfVictoriaGaleano
10 vistas12 diapositivas

Último(20)

Field Programmable Gate Arrays : Architecture por Usha Mehta
Field Programmable Gate Arrays : ArchitectureField Programmable Gate Arrays : Architecture
Field Programmable Gate Arrays : Architecture
Usha Mehta33 vistas
Ansari: Practical experiences with an LLM-based Islamic Assistant por M Waleed Kadous
Ansari: Practical experiences with an LLM-based Islamic AssistantAnsari: Practical experiences with an LLM-based Islamic Assistant
Ansari: Practical experiences with an LLM-based Islamic Assistant
M Waleed Kadous13 vistas
Programmable Switches for Programmable Logic Devices por Usha Mehta
Programmable Switches for Programmable Logic DevicesProgrammable Switches for Programmable Logic Devices
Programmable Switches for Programmable Logic Devices
Usha Mehta37 vistas
DevFest 2023 Daegu Speech_이재규, Implementing easy and simple chat with gol... por JQLEE6
DevFest 2023 Daegu Speech_이재규,  Implementing easy and simple chat with gol...DevFest 2023 Daegu Speech_이재규,  Implementing easy and simple chat with gol...
DevFest 2023 Daegu Speech_이재규, Implementing easy and simple chat with gol...
JQLEE616 vistas
Web Dev Session 1.pptx por VedVekhande
Web Dev Session 1.pptxWeb Dev Session 1.pptx
Web Dev Session 1.pptx
VedVekhande23 vistas
MongoDB.pdf por ArthyR3
MongoDB.pdfMongoDB.pdf
MongoDB.pdf
ArthyR353 vistas
MODULE-1 CHAPTER 3- Operators - Object Oriented Programming with JAVA por Demian Antony D'Mello
MODULE-1 CHAPTER 3- Operators - Object Oriented Programming with JAVAMODULE-1 CHAPTER 3- Operators - Object Oriented Programming with JAVA
MODULE-1 CHAPTER 3- Operators - Object Oriented Programming with JAVA
BCIC - Manufacturing Conclave - Technology-Driven Manufacturing for Growth por Innomantra
BCIC - Manufacturing Conclave -  Technology-Driven Manufacturing for GrowthBCIC - Manufacturing Conclave -  Technology-Driven Manufacturing for Growth
BCIC - Manufacturing Conclave - Technology-Driven Manufacturing for Growth
Innomantra 28 vistas
Unlocking Research Visibility.pdf por KhatirNaima
Unlocking Research Visibility.pdfUnlocking Research Visibility.pdf
Unlocking Research Visibility.pdf
KhatirNaima11 vistas
IRJET-Productivity Enhancement Using Method Study.pdf por SahilBavdhankar
IRJET-Productivity Enhancement Using Method Study.pdfIRJET-Productivity Enhancement Using Method Study.pdf
IRJET-Productivity Enhancement Using Method Study.pdf
SahilBavdhankar11 vistas
ASSIGNMENTS ON FUZZY LOGIC IN TRAFFIC FLOW.pdf por AlhamduKure
ASSIGNMENTS ON FUZZY LOGIC IN TRAFFIC FLOW.pdfASSIGNMENTS ON FUZZY LOGIC IN TRAFFIC FLOW.pdf
ASSIGNMENTS ON FUZZY LOGIC IN TRAFFIC FLOW.pdf
AlhamduKure11 vistas
Details of Acoustic Liner for selection of material por rafiqalisyed
Details of Acoustic Liner for selection of materialDetails of Acoustic Liner for selection of material
Details of Acoustic Liner for selection of material
rafiqalisyed5 vistas
Programmable Logic Devices : SPLD and CPLD por Usha Mehta
Programmable Logic Devices : SPLD and CPLDProgrammable Logic Devices : SPLD and CPLD
Programmable Logic Devices : SPLD and CPLD
Usha Mehta44 vistas
Solution Challenge Introduction.pptx por GDSCCEC
Solution Challenge Introduction.pptxSolution Challenge Introduction.pptx
Solution Challenge Introduction.pptx
GDSCCEC13 vistas
Design of Structures and Foundations for Vibrating Machines, Arya-ONeill-Pinc... por csegroupvn
Design of Structures and Foundations for Vibrating Machines, Arya-ONeill-Pinc...Design of Structures and Foundations for Vibrating Machines, Arya-ONeill-Pinc...
Design of Structures and Foundations for Vibrating Machines, Arya-ONeill-Pinc...
csegroupvn17 vistas

Instruction Set : Computer Architecture

  • 6. INSRTUCTION SET Registers Control Unit ALU Memory Input/Output
  • 7. An abbreviation for the Operational Code. The portion of the instruction set that defines or specifies the operations. Defined in first few bits of Instruction Set Each OPCODE is unique *The number of bits defined for (or assigned to) OPCODE varies from processor to processor.
  • 8. } } } } } Opcode Final address Mode Initial Address Address of operand
  • 9. Large number of operations to be performed Large instruction set is needed More resistors will be used More BUS will be required More memory will be required More Space requirement Change in Architecture Increased cost Compromise in time efficiency
  • 10. RISC • Reduced Instruction Set Computer • Specific purpose processors use it • Effective length of instruction set is fixed • Has target based applications • Opcodes are fixed • Higher speed • Time efficient • Minimum power consumption CISC • Complex Instruction Set Computer • Comparatively lower speed • General purpose processors use it • Effective length of instruction set varies • Has general purpose applications • Opcodes may vary • Comparatively lower speed • Comparatively lower time efficiency • Comparatively higher power consumption