Lecture1 - Computer Architecture

Computer Architecture
Outline
 Introduction of a Microprocessor
 Microprocessor design objectives and constraints
 Structure
 Interface
 ISA
 Microprocessor Instructions
 Number Systems
What is a Microprocessor?
 A circuit of transistors and other
electrical components on a chip that can
process programs, remember
information, or perform calculations.
 The heart of every CPU
 Requires programmed input
 Advantages over a customised digital
circuit
 Cost
 Scalable
 Single design – multiple use
© Intel Corp.
Design objectives
 Maximize Performance
 Speed of operation: How quickly an operation can be completed
 Throughput: No of operations completed in unit time, not necessarily
the same as speed, consider Servers.
 Maximize Productivity
 Interface provided must be easy
 Be one step ahead of market needs and two steps
ahead of competition
Dramatic progress over the years
© Intel 4004 Processor
 Introduced in 1971
 2300 Transistors
 108 KHz Clock
© Intel P4 Processor
 Introduced in 2000
 42,000,000 Transistors
 1.5 GHz Clock (Initial)
Design Constraints
 Power consumed
 Today’s processors consume a peak power of 100 W, which means a
peak current of nearly 80A.
 Area
 Cost
 Backward compatibility
 Windows running on Intel P3 Processor should run on Intel P4 too.
 Time taken to design the processor should not be very
large or else the competitor may get ahead
 Other factors like security, scalability, reliability also need
to be considered in processor design
Microprocessor Markets
 Desktop
 Processor for desktop computers. Cost, backward compatibility are very
important. Eg: Intel Pentium, AMD Athlon
 Servers
 Processor for applications requiring huge amount of computation, data
handling like web servers, database servers, scientific computation
servers. In general, multiple processors are used. Throughput is a very
important metric for servers in general. Eg: Google servers, vsnlproxy
 Embedded
 For applications in electronic appliances, robots, cars, mobiles etc.
Power consumption, cost are very important metrics. Eg:
Microcontrollers like 8051, PIC, specifically designed processors for cars,
mobiles etc.
Structure
 The processor is a computing unit which needs to
interact with memory for getting instructions as well as
data
ProcessorInstruction
Memory
Data
Memory
Address
(PC)
Instruction
Address
(reg)
Data
(loads)
Data
(stores)
Internal Structure of the Processor
 Control Unit
 Fetches instructions from memory, Interprets them, Controls ALU
 ALU
 Does all computations
 Register File
 Stores variables
Data
Address
ALU
(Calculator)
Register File
Data
Control Unit
Instr
Control
Flags
PC
Data
Out
Data
In
Instr
In
Inst
Address
r1
r2
r3
r4
Instruction set architecture (ISA)
 The first step in any processor design would be to decide
on an ISA
 ISA is the interface provided by the architect to the
external world
 The instructions supported with their opcode (The binary representation
of instruction mnemonics)
 The width (number of bits) of data, instruction, data address, instruction
address
 Other information necessary to the compiler like number of registers in
the register file etc.
Assembly Code
 High Level Language
(Like C, C++, Java)
void main ()
{
int a = 22;
int b = 42;
int c = a + b;
}
This conversion is done by compiler
 Assembly language
mov r1, 22 // Put the value 22 in R1
mov r2, 42 // Put the value 42 in R2
add r3, r1, r2 // Add the values in R1
& R2 and put result in R3
Destination
Source1
Source2
Types of Instructions
 ALU
 add, sub, mult, or, and, xor
 Operands may be Register-register, Register-memory, memory-memory
 Immediate operands (will be discussed later)
 MEM
 load, store
 Direct addressed: load r1, 1234H
 Register Addressed: load r1, (r2)
 Control
 jmp, branch
 Change value of PC to required location
Converting Instructions to binary codes
 Each instruction is encoded into a binary format and
stored in the instruction memory.
 The control unit decodes it and gives appropriate signals
to ALU
add r1, r2, r3
000111 00001 00010 00011
6 bit opcode for
the add operation
is 000111
Assuming that the register file
has 32 registers, each
register has a 5 bit code, from
r1 to r31,
r1 = 00001, r31 = 11111
Thus total length of
instruction = 6 + 5*3 = 21 bits
This is an example of fixed
length encoding scheme.
Number Systems
Decimal
(D)
Binary (B) Hexadecimal
(H or X)
Zero 0 0 0
Nine 9 1001 9
Ten 10 1010 A
Eleven 11 1011 B
Twelve 12 1100 C
Thirteen 13 1101 D
Fourteen 14 1110 E
Fifteen (Largest 4 bit no.) 15 1111 F
Forty Two 42 0010 1010 2A
Largest 8 bit no. 255 1111 1111 FF
Largest 16 bit no. 65535 1111 1111 1111 1111 FF FF
References
 “How Microprocessors work”
http://www.intel.com/education/mpworks/index.htm

http://www-inst.eecs.berkeley.edu/~cs152/fa05/ppt/
 lec1-1.ppt Slides 24-28
 lec1-2.ppt
 lec2-1.ppt
1 de 15

Recomendados

Introduction to Computer Architecture por
Introduction to Computer ArchitectureIntroduction to Computer Architecture
Introduction to Computer ArchitectureAnkush Srivastava
6.7K vistas19 diapositivas
Computer architecture por
Computer architectureComputer architecture
Computer architectureZuhaib Zaroon
10.9K vistas101 diapositivas
Computer architecture por
Computer architecture Computer architecture
Computer architecture International Islamic University
2.1K vistas71 diapositivas
Computer Organization and Architecture. por
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.CS_GDRCST
22.9K vistas48 diapositivas
Instruction Set Architecture (ISA) por
Instruction Set Architecture (ISA)Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)Gaditek
6.1K vistas45 diapositivas
CS4109 Computer System Architecture por
CS4109 Computer System ArchitectureCS4109 Computer System Architecture
CS4109 Computer System Architecturektosri
3.7K vistas456 diapositivas

Más contenido relacionado

La actualidad más candente

Basic computer architecture por
Basic computer architectureBasic computer architecture
Basic computer architectureDaffodil International University
1.2K vistas21 diapositivas
Flynns classification por
Flynns classificationFlynns classification
Flynns classificationYasir Khan
82.5K vistas10 diapositivas
Computer Organisation & Architecture (chapter 1) por
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Subhasis Dash
2.3K vistas37 diapositivas
Instruction Set Architecture por
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set ArchitectureDilum Bandara
26.7K vistas34 diapositivas
Microprogram Control por
Microprogram Control Microprogram Control
Microprogram Control Anuj Modi
54.2K vistas17 diapositivas
MCA-I-COA- overview of register transfer, micro operations and basic computer... por
MCA-I-COA- overview of register transfer, micro operations and basic computer...MCA-I-COA- overview of register transfer, micro operations and basic computer...
MCA-I-COA- overview of register transfer, micro operations and basic computer...Rai University
2.3K vistas60 diapositivas

La actualidad más candente(20)

Flynns classification por Yasir Khan
Flynns classificationFlynns classification
Flynns classification
Yasir Khan82.5K vistas
Computer Organisation & Architecture (chapter 1) por Subhasis Dash
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
Subhasis Dash2.3K vistas
Instruction Set Architecture por Dilum Bandara
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
Dilum Bandara26.7K vistas
Microprogram Control por Anuj Modi
Microprogram Control Microprogram Control
Microprogram Control
Anuj Modi54.2K vistas
MCA-I-COA- overview of register transfer, micro operations and basic computer... por Rai University
MCA-I-COA- overview of register transfer, micro operations and basic computer...MCA-I-COA- overview of register transfer, micro operations and basic computer...
MCA-I-COA- overview of register transfer, micro operations and basic computer...
Rai University2.3K vistas
Computer architecture por Burhan Ahmed
Computer architectureComputer architecture
Computer architecture
Burhan Ahmed3.6K vistas
Data transfer and manipulation por rajshreemuthiah
Data transfer and manipulationData transfer and manipulation
Data transfer and manipulation
rajshreemuthiah3.9K vistas
Input output organization por abdulugc
Input output organizationInput output organization
Input output organization
abdulugc49.1K vistas
Computer registers por DeepikaT13
Computer registersComputer registers
Computer registers
DeepikaT137.5K vistas
Computer architecture and organization por Tushar B Kute
Computer architecture and organizationComputer architecture and organization
Computer architecture and organization
Tushar B Kute28.2K vistas
Processor organization & register organization por Ghanshyam Patel
Processor organization & register organizationProcessor organization & register organization
Processor organization & register organization
Ghanshyam Patel11.2K vistas
Basic Computer Organization and Design por mekind
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
mekind42.8K vistas
Memory Addressing por chauhankapil
Memory AddressingMemory Addressing
Memory Addressing
chauhankapil3.3K vistas
Unit 5 Advanced Computer Architecture por Balaji Vignesh
Unit 5 Advanced Computer ArchitectureUnit 5 Advanced Computer Architecture
Unit 5 Advanced Computer Architecture
Balaji Vignesh781 vistas
Computer Organization Lecture Notes por FellowBuddy.com
Computer Organization Lecture NotesComputer Organization Lecture Notes
Computer Organization Lecture Notes
FellowBuddy.com6K vistas

Similar a Lecture1 - Computer Architecture

M&i(lec#01) por
M&i(lec#01)M&i(lec#01)
M&i(lec#01)Majid Mehmood
330 vistas16 diapositivas
Ppt embedded por
Ppt embeddedPpt embedded
Ppt embeddedkaran bansal
129 vistas25 diapositivas
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM por
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIMAn Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIMjournalBEEI
47 vistas10 diapositivas
Introduction to computer architecture .pptx por
Introduction to computer architecture .pptxIntroduction to computer architecture .pptx
Introduction to computer architecture .pptxFatma Sayed Ibrahim
10 vistas67 diapositivas
INDUSTRIAL TRAINING REPORT EMBEDDED SYSTEM.pptx por
INDUSTRIAL TRAINING REPORT EMBEDDED SYSTEM.pptxINDUSTRIAL TRAINING REPORT EMBEDDED SYSTEM.pptx
INDUSTRIAL TRAINING REPORT EMBEDDED SYSTEM.pptxMeghdeepSingh
12 vistas16 diapositivas
07 processor basics por
07 processor basics07 processor basics
07 processor basicsMurali M
63 vistas46 diapositivas

Similar a Lecture1 - Computer Architecture(20)

An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM por journalBEEI
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIMAn Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
journalBEEI47 vistas
INDUSTRIAL TRAINING REPORT EMBEDDED SYSTEM.pptx por MeghdeepSingh
INDUSTRIAL TRAINING REPORT EMBEDDED SYSTEM.pptxINDUSTRIAL TRAINING REPORT EMBEDDED SYSTEM.pptx
INDUSTRIAL TRAINING REPORT EMBEDDED SYSTEM.pptx
MeghdeepSingh12 vistas
07 processor basics por Murali M
07 processor basics07 processor basics
07 processor basics
Murali M63 vistas
16-bit Microprocessor Design (2005) por Susam Pal
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)
Susam Pal1.7K vistas
module 1 computer architecture diploma por Manoharan Ragavan
 module 1 computer architecture diploma   module 1 computer architecture diploma
module 1 computer architecture diploma
Manoharan Ragavan2.9K vistas
Sudhir tms 320 f 2812 por vijaydeepakg
Sudhir tms 320 f 2812 Sudhir tms 320 f 2812
Sudhir tms 320 f 2812
vijaydeepakg240 vistas
Embeded system by Mitesh Kumar por Mitesh Kumar
Embeded system by Mitesh KumarEmbeded system by Mitesh Kumar
Embeded system by Mitesh Kumar
Mitesh Kumar776 vistas
Introduction to embedded System.pptx por Pratik Gohel
Introduction to embedded System.pptxIntroduction to embedded System.pptx
Introduction to embedded System.pptx
Pratik Gohel6 vistas
Computer organisation Module 1.ppt por SoulReaper21
Computer organisation Module 1.pptComputer organisation Module 1.ppt
Computer organisation Module 1.ppt
SoulReaper21187 vistas
1 Intro To Micro P por ikinfad
1 Intro To Micro P1 Intro To Micro P
1 Intro To Micro P
ikinfad1.2K vistas

Último

EILO EXCURSION PROGRAMME 2023 por
EILO EXCURSION PROGRAMME 2023EILO EXCURSION PROGRAMME 2023
EILO EXCURSION PROGRAMME 2023info33492
124 vistas40 diapositivas
ISO/IEC 27001 and ISO/IEC 27005: Managing AI Risks Effectively por
ISO/IEC 27001 and ISO/IEC 27005: Managing AI Risks EffectivelyISO/IEC 27001 and ISO/IEC 27005: Managing AI Risks Effectively
ISO/IEC 27001 and ISO/IEC 27005: Managing AI Risks EffectivelyPECB
651 vistas18 diapositivas
Jibachha publishing Textbook.docx por
Jibachha publishing Textbook.docxJibachha publishing Textbook.docx
Jibachha publishing Textbook.docxDrJibachhaSahVetphys
53 vistas14 diapositivas
The basics - information, data, technology and systems.pdf por
The basics - information, data, technology and systems.pdfThe basics - information, data, technology and systems.pdf
The basics - information, data, technology and systems.pdfJonathanCovena1
156 vistas1 diapositiva
11.28.23 Social Capital and Social Exclusion.pptx por
11.28.23 Social Capital and Social Exclusion.pptx11.28.23 Social Capital and Social Exclusion.pptx
11.28.23 Social Capital and Social Exclusion.pptxmary850239
383 vistas25 diapositivas
UNIDAD 3 6º C.MEDIO.pptx por
UNIDAD 3 6º C.MEDIO.pptxUNIDAD 3 6º C.MEDIO.pptx
UNIDAD 3 6º C.MEDIO.pptxMarcosRodriguezUcedo
139 vistas32 diapositivas

Último(20)

EILO EXCURSION PROGRAMME 2023 por info33492
EILO EXCURSION PROGRAMME 2023EILO EXCURSION PROGRAMME 2023
EILO EXCURSION PROGRAMME 2023
info33492124 vistas
ISO/IEC 27001 and ISO/IEC 27005: Managing AI Risks Effectively por PECB
ISO/IEC 27001 and ISO/IEC 27005: Managing AI Risks EffectivelyISO/IEC 27001 and ISO/IEC 27005: Managing AI Risks Effectively
ISO/IEC 27001 and ISO/IEC 27005: Managing AI Risks Effectively
PECB 651 vistas
The basics - information, data, technology and systems.pdf por JonathanCovena1
The basics - information, data, technology and systems.pdfThe basics - information, data, technology and systems.pdf
The basics - information, data, technology and systems.pdf
JonathanCovena1156 vistas
11.28.23 Social Capital and Social Exclusion.pptx por mary850239
11.28.23 Social Capital and Social Exclusion.pptx11.28.23 Social Capital and Social Exclusion.pptx
11.28.23 Social Capital and Social Exclusion.pptx
mary850239383 vistas
A-Level Art por WestHatch
A-Level ArtA-Level Art
A-Level Art
WestHatch48 vistas
EIT-Digital_Spohrer_AI_Intro 20231128 v1.pptx por ISSIP
EIT-Digital_Spohrer_AI_Intro 20231128 v1.pptxEIT-Digital_Spohrer_AI_Intro 20231128 v1.pptx
EIT-Digital_Spohrer_AI_Intro 20231128 v1.pptx
ISSIP407 vistas
Classification of crude drugs.pptx por GayatriPatra14
Classification of crude drugs.pptxClassification of crude drugs.pptx
Classification of crude drugs.pptx
GayatriPatra14104 vistas
Narration lesson plan por TARIQ KHAN
Narration lesson planNarration lesson plan
Narration lesson plan
TARIQ KHAN64 vistas
Create a Structure in VBNet.pptx por Breach_P
Create a Structure in VBNet.pptxCreate a Structure in VBNet.pptx
Create a Structure in VBNet.pptx
Breach_P80 vistas
CUNY IT Picciano.pptx por apicciano
CUNY IT Picciano.pptxCUNY IT Picciano.pptx
CUNY IT Picciano.pptx
apicciano56 vistas
How to empty an One2many field in Odoo por Celine George
How to empty an One2many field in OdooHow to empty an One2many field in Odoo
How to empty an One2many field in Odoo
Celine George97 vistas
JQUERY.pdf por ArthyR3
JQUERY.pdfJQUERY.pdf
JQUERY.pdf
ArthyR396 vistas

Lecture1 - Computer Architecture

  • 2. Outline  Introduction of a Microprocessor  Microprocessor design objectives and constraints  Structure  Interface  ISA  Microprocessor Instructions  Number Systems
  • 3. What is a Microprocessor?  A circuit of transistors and other electrical components on a chip that can process programs, remember information, or perform calculations.  The heart of every CPU  Requires programmed input  Advantages over a customised digital circuit  Cost  Scalable  Single design – multiple use © Intel Corp.
  • 4. Design objectives  Maximize Performance  Speed of operation: How quickly an operation can be completed  Throughput: No of operations completed in unit time, not necessarily the same as speed, consider Servers.  Maximize Productivity  Interface provided must be easy  Be one step ahead of market needs and two steps ahead of competition
  • 5. Dramatic progress over the years © Intel 4004 Processor  Introduced in 1971  2300 Transistors  108 KHz Clock © Intel P4 Processor  Introduced in 2000  42,000,000 Transistors  1.5 GHz Clock (Initial)
  • 6. Design Constraints  Power consumed  Today’s processors consume a peak power of 100 W, which means a peak current of nearly 80A.  Area  Cost  Backward compatibility  Windows running on Intel P3 Processor should run on Intel P4 too.  Time taken to design the processor should not be very large or else the competitor may get ahead  Other factors like security, scalability, reliability also need to be considered in processor design
  • 7. Microprocessor Markets  Desktop  Processor for desktop computers. Cost, backward compatibility are very important. Eg: Intel Pentium, AMD Athlon  Servers  Processor for applications requiring huge amount of computation, data handling like web servers, database servers, scientific computation servers. In general, multiple processors are used. Throughput is a very important metric for servers in general. Eg: Google servers, vsnlproxy  Embedded  For applications in electronic appliances, robots, cars, mobiles etc. Power consumption, cost are very important metrics. Eg: Microcontrollers like 8051, PIC, specifically designed processors for cars, mobiles etc.
  • 8. Structure  The processor is a computing unit which needs to interact with memory for getting instructions as well as data ProcessorInstruction Memory Data Memory Address (PC) Instruction Address (reg) Data (loads) Data (stores)
  • 9. Internal Structure of the Processor  Control Unit  Fetches instructions from memory, Interprets them, Controls ALU  ALU  Does all computations  Register File  Stores variables Data Address ALU (Calculator) Register File Data Control Unit Instr Control Flags PC Data Out Data In Instr In Inst Address r1 r2 r3 r4
  • 10. Instruction set architecture (ISA)  The first step in any processor design would be to decide on an ISA  ISA is the interface provided by the architect to the external world  The instructions supported with their opcode (The binary representation of instruction mnemonics)  The width (number of bits) of data, instruction, data address, instruction address  Other information necessary to the compiler like number of registers in the register file etc.
  • 11. Assembly Code  High Level Language (Like C, C++, Java) void main () { int a = 22; int b = 42; int c = a + b; } This conversion is done by compiler  Assembly language mov r1, 22 // Put the value 22 in R1 mov r2, 42 // Put the value 42 in R2 add r3, r1, r2 // Add the values in R1 & R2 and put result in R3 Destination Source1 Source2
  • 12. Types of Instructions  ALU  add, sub, mult, or, and, xor  Operands may be Register-register, Register-memory, memory-memory  Immediate operands (will be discussed later)  MEM  load, store  Direct addressed: load r1, 1234H  Register Addressed: load r1, (r2)  Control  jmp, branch  Change value of PC to required location
  • 13. Converting Instructions to binary codes  Each instruction is encoded into a binary format and stored in the instruction memory.  The control unit decodes it and gives appropriate signals to ALU add r1, r2, r3 000111 00001 00010 00011 6 bit opcode for the add operation is 000111 Assuming that the register file has 32 registers, each register has a 5 bit code, from r1 to r31, r1 = 00001, r31 = 11111 Thus total length of instruction = 6 + 5*3 = 21 bits This is an example of fixed length encoding scheme.
  • 14. Number Systems Decimal (D) Binary (B) Hexadecimal (H or X) Zero 0 0 0 Nine 9 1001 9 Ten 10 1010 A Eleven 11 1011 B Twelve 12 1100 C Thirteen 13 1101 D Fourteen 14 1110 E Fifteen (Largest 4 bit no.) 15 1111 F Forty Two 42 0010 1010 2A Largest 8 bit no. 255 1111 1111 FF Largest 16 bit no. 65535 1111 1111 1111 1111 FF FF
  • 15. References  “How Microprocessors work” http://www.intel.com/education/mpworks/index.htm  http://www-inst.eecs.berkeley.edu/~cs152/fa05/ppt/  lec1-1.ppt Slides 24-28  lec1-2.ppt  lec2-1.ppt