SlideShare una empresa de Scribd logo
1 de 10
Descargar para leer sin conexión
Mealy state machine
•   In the theory of computation, a Mealy machine is a finite state transducer that
    generates an output based on its current state and input. This means that the state
    diagram will include both an input and output signal for each transition edge.

•   In contrast, the output of a Moore finite state machine depends only on the machine's
    current state; transitions are not directly dependent upon input.
•   The use of a Mealy FSM leads often to a reduction of the number of states.

•   However, for each Mealy machine there is an equivalent Moore machine.
Mealy state machine
Moore state machine
•   In the theory of computation, a Moore machine is a finite state transducer
    where the outputs are determined by the current state alone (and do not
    depend directly on the input). The state diagram for a Moore machine will
    include an output signal for each state. Compare with a Mealy machine,
    which maps transitions in the machine to outputs.
•   The advantage of the Moore model is a simplification of the behavior.
Moore state machine
Example
• Q3.Derive a minimal state table for a single-input and
  single-output Moore-type FSM that produces an output
  of 1 if in the input sequence it detects either 110 or 101
  patterns. Overlapping sequences should be detected.
  (Show the detailed steps of your solution.)
State Diagram
                Reset

                                      w=0
                                                                            w=0



                                w=1               w=0                       w=1

                  A/z=0                B/z=0                  E/z=0               F/z=1




                                         w=1
                                                                 w=1



                                                        w=1
                          w=0          C/z=0




                                                                      w=1
                                            w=0


State Diagram

                                       D/z=1
Sate Table (Moore FSM)

  Present        Next State              Output
   state                                    Z
                  w=0   w=1

     A            A      B                 0


     B            E      C                 0


     C            D      C                 0


     D            A      F                 1


     E            A      F                 0


     F            E      C                 1




            6 states need 3 flip-flops
State   Assignment (Mealy FSM):
state   A: Got no 1
state   B: Got”1”
state   C: Got”11”
state   D: Got”10”


                                  Reset

                                                                        1/0


                                          1/0               1/0
                  0/0               A             B                 C

                                            1/1       0/0

                                   0/0
                                                                  0/1
                                                  D
                  State Diagram
Sate Table (Mealy FSM)

  Present         Next State             Output Z
   state
                  w=0   w=1          w=0      w=1

     A             A      B              0     0



     B             D      C              0     0



     C             D      C              1     0



     D             A      B              0     1




            4 states need 2 flip-flops

Más contenido relacionado

La actualidad más candente

La actualidad más candente (20)

Finite State Machine.ppt.pptx
Finite State Machine.ppt.pptxFinite State Machine.ppt.pptx
Finite State Machine.ppt.pptx
 
Carry look ahead adder
Carry look ahead adderCarry look ahead adder
Carry look ahead adder
 
mealy and moore machines
mealy and moore machinesmealy and moore machines
mealy and moore machines
 
Switch level modeling
Switch level modelingSwitch level modeling
Switch level modeling
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
 
Design of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCEDesign of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCE
 
Parity Generator and Parity Checker
Parity Generator and Parity CheckerParity Generator and Parity Checker
Parity Generator and Parity Checker
 
PAL
PALPAL
PAL
 
Sequential circuits in Digital Electronics
Sequential circuits in Digital ElectronicsSequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
 
Mealy and moore machines
Mealy and moore machinesMealy and moore machines
Mealy and moore machines
 
Digital logic gate and its application
Digital logic gate and its applicationDigital logic gate and its application
Digital logic gate and its application
 
ALGORITHMIC STATE MACHINE
ALGORITHMIC STATE MACHINEALGORITHMIC STATE MACHINE
ALGORITHMIC STATE MACHINE
 
Behavioral modelling in VHDL
Behavioral modelling in VHDLBehavioral modelling in VHDL
Behavioral modelling in VHDL
 
Dynamic logic circuits
Dynamic logic circuitsDynamic logic circuits
Dynamic logic circuits
 
Combinational Logic
Combinational LogicCombinational Logic
Combinational Logic
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Types of flip flops ppt
Types of flip flops pptTypes of flip flops ppt
Types of flip flops ppt
 
Flip Flop & RS Latch
Flip Flop & RS LatchFlip Flop & RS Latch
Flip Flop & RS Latch
 

Mealy state machine

  • 1. Mealy state machine • In the theory of computation, a Mealy machine is a finite state transducer that generates an output based on its current state and input. This means that the state diagram will include both an input and output signal for each transition edge. • In contrast, the output of a Moore finite state machine depends only on the machine's current state; transitions are not directly dependent upon input. • The use of a Mealy FSM leads often to a reduction of the number of states. • However, for each Mealy machine there is an equivalent Moore machine.
  • 3. Moore state machine • In the theory of computation, a Moore machine is a finite state transducer where the outputs are determined by the current state alone (and do not depend directly on the input). The state diagram for a Moore machine will include an output signal for each state. Compare with a Mealy machine, which maps transitions in the machine to outputs. • The advantage of the Moore model is a simplification of the behavior.
  • 5. Example • Q3.Derive a minimal state table for a single-input and single-output Moore-type FSM that produces an output of 1 if in the input sequence it detects either 110 or 101 patterns. Overlapping sequences should be detected. (Show the detailed steps of your solution.)
  • 6.
  • 7. State Diagram Reset w=0 w=0 w=1 w=0 w=1 A/z=0 B/z=0 E/z=0 F/z=1 w=1 w=1 w=1 w=0 C/z=0 w=1 w=0 State Diagram D/z=1
  • 8. Sate Table (Moore FSM) Present Next State Output state Z w=0 w=1 A A B 0 B E C 0 C D C 0 D A F 1 E A F 0 F E C 1 6 states need 3 flip-flops
  • 9. State Assignment (Mealy FSM): state A: Got no 1 state B: Got”1” state C: Got”11” state D: Got”10” Reset 1/0 1/0 1/0 0/0 A B C 1/1 0/0 0/0 0/1 D State Diagram
  • 10. Sate Table (Mealy FSM) Present Next State Output Z state w=0 w=1 w=0 w=1 A A B 0 0 B D C 0 0 C D C 1 0 D A B 0 1 4 states need 2 flip-flops