SlideShare a Scribd company logo
1 of 11
Download to read offline
P G Certificate
                                in

VLSI Design & Verification
(RTL using Verilog, FPGA Design Flow & Verification)
                (Live Project)

  An Initiative by Industry Experts
   from Cadence, Atrenta & Patni
       with qualification from
         IITs and BITS-Pilani

Training Partners of Cadence Design
   Systems and Mentor Graphics
       (Worldwide EDA Giants)




                  DKOP Labs Pvt. Ltd.
                         Knowledge, Operations and Practices

                   C-53, Lower Ground Floor, Sector – 2, Noida – 201301
      Tel: 0120-4276796, 0120-4203797; Tel/Fax: 0120-4274237; Mob: +91-9971792797
               Email: info@dkoplabs.com; Web: http://www.dkoplabs.com
MODULE TOPICS
                      MODULE 1: VLSI DESIGN FLOW



                MODULE 2: OPERATING SYSTEM - LINUX

1.   Introduction to Linux OS
2.   Managing Files and Directories
3.   Creating Files Using the vi Editor
4.   Managing Documents
5.   Securing Files in Linux
6.   Automating Tasks using Shell Scripts
7.   Using Conditional Execution in Shell Scripts
8.   Managing Repetitive Tasks Using Shell Scripts


             MODULE 3: SHELL SCRIPTING, TCL/TK & PERL

1. Introduction
2. Scalar Data
3. Lists and Arrays
4. Subroutines
5. Input and Output
6. Hashes
7. In the World of Regular Expressions
8. Matching with Regular Expressions
9. Processing Text with Regular Expressions
10. Project in TCL-Tk


                 MODULE 4: ADVANCED DIGITAL DESIGN

1. Design Concepts
2. Introduction to Logic
3. Optimized Implementation of Logic Functions
4. Number Representation and Arithmetic Circuits
5. Combinational-Circuits Building Blocks
6. Flip-Flops, Registers, Counters, and Simple Processor
7. Synchronous Sequential Circuits
8. Asynchronous Sequential Circuits
9. Digital System Design
10. Testing of Logic Circuits
11. Computer Aided Design Tools




                                                           2/11
MODULE 5: VERILOG HDL

1. Overview of Digital Design with VerilogHDL
2. Hierarchical Modeling Concepts
3. Basic Concepts
4. Modules and Ports
5. Gate-Level Modeling
6. Dataflow Modeling
7. Behavioral Modeling
8. Tasks and Functions
9. Useful Modeling Techniques
10. Timing and Delays
11. Switch-Level Modeling
12. User Defined Primitives
13. Programming Language Interface
14. Advanced Verification Techniques


             MODULE 6: SYNTHESIS – FPGA DESIGN FLOW

1. FPGA Kit Introduction
2. Special FPGA Resources
      a. Block RAM
      b. DCM (Digital Clock Manager)
      c. Dedicated Arithmetic functions
3. FPGA Kit interfacing and configuration
      a. LCD
      b. PS2 Mouse
      c. VGA Controller
      d. A/D
4. Writing Synthesizable Verilog
5. FPGA Design Flow using Xilinx/Altera FPGA Kit and Xilinx/Altera Tools


          MODULE 7: VERIFICATION USING SYSTEMVERILOG

1.   Verification Guidelines
2.   Data Types
3.   Procedural Statements and Routines
4.   Basic OOP
5.   Connecting the Testbench and Design
6.   Randomization
7.   Functional Coverage


                             MODULE 8: CMOS

1.   Basic MOS Transistor Theory
2.   Combinational MOS Logic Circuits
3.   Sequential MOS Logic Circuits
4.   Layout Design & Rules

                                                                           3/11
MODULE 9: PCB DESIGN & SPICE SIMULATION

  1.   PCB Design & Simulation Flow
  2.   Schematic Entry using OrCAD Capture
  3.   Basics of SPICE Netlist with concept of Models & Subcircuits
  4.   SPICE Simulation using OrCAD PSpice


                          MODULE 10: PROJECT WORK

  1.   Project Study
  2.   Design & Implementation using Cadence EDA tools
  3.   Presentation
  4.   Document submission
  5.   Evaluation of Project


                           MODULE 11: SOFT SKILLS

  1.   Resume Writing
  2.   Interview Facing Skills
  3.   Presentation Preparation & Delivery
  4.   Leadership Skills – Team Work
  5.   Aptitude preparation
  6.   Company screening test preparation


                       PROGRAM DETAILS
Batches Commence on: July 4th, 2011 (Tentative)
Total Seats                 : 20 per batch
Duration                    : Six Months
                              (5 days/week, Mon-Fri, 4 hours/day)
Fees                        : Rs 66,180/-(60,000 + 10.3%) per student
                              Rs 5,515/- (5000 + 10.3%) for registration
                              Rs 33,090/-(30000 + 10.3%) on joining
                              Rs 27,575/-(25000 + 10.3%) in 2nd month




                                                                           4/11
TOOLS
Our labs are equipped with State-of-the-art Industry version Cadence
EDA Tools, Windows/Linux based OpenSource EDA tools and demo
versions of some industry tools.

  • Schematic Capture Tools
  • Verilog Design & Simulation Tools
  • SPICE Simulation Tools
  • MATLAB
  • Embedded Programming IDEs


         BENEFITS FOR THE STUDENTS
  • Helps you in understanding the practical and industrial
    applications of academic curriculum

  • Build your knowledge to develop innovative projects during their
    final year of engineering

  • Enhances the Skill-Set in your resume for better placement
    prospects within the semiconductor industry

  • Helping build knowledge and expertise for the aspirants of higher
    studies abroad to face the stiff competition from students of other
    countries

  • Build your confidence through hands on exposure to various tools
    & technologies


                         DKOP TEAM
  • Manu Lauria:
        o Qualification: M.Tech. in Computer Science & Engineering from IIT
          Delhi (1989-90) and B.Tech. in Electrical Engineering from IIT
          Delhi (1980-1985)


                                                                      5/11
o Experience: More than 22 years in the Industry with 18 years in the
      Semiconductor industry at Cadence Design Systems and 4 years at
      ONGC. Rich experience in EDA software tools development -
      responsible for many products from concept to reality. Was part of the
      core leadership team of Cadence’s Noida Center for 13 years. Has
      managed or been part of teams that developed products in the areas
      of Synthesis, Simulation, Custom IC Design, Rule checking, Model
      Development & Web based component/design management.

• Sandeep Gupta:
    o Qualification: M.Tech. in Computer Applications from IIT Delhi and
      M.Sc. Mathematics from IIT Delhi

    o Experience: More than Eighteen years in Semiconductor industry
      with Thirteen years in Cadence Design Systems. Have worked in the
      R&D of HDL Simulation tools and Virtuoso platform. Highly
      experienced in developing Software for Engineering Applications in
      addition to EDA tools. Proficient in C,C++, Perl, TCL-Tk languages as
      well as HDLs like VHDL, Verilog & SystemVerilog.

• Devender Khari:
    o Qualification: M.E. Computer Science from BITS, Pilani and B.Tech
      in Computer Engineering from Shivaji University.

    o Experience: More than 11 years of experience in software and EDA
      industry with 8 years in Cadence Design Systems. Have worked in the
      R&D of OrCAD suite of tools, Allegro Design Editor and Virtuoso
      Composer. Expert in developing Software for Engineering
      applications as well as Web Technology and Mobile based
      applications. Proficient in C, C++, PHP, .NET and JAVA Languages.

• Chandrakant Sakharwade:
    o Qualification: M.Tech. in Advanced Electronics from IIT Chennai
      (1978) and B.Tech. in Electronics & Communication Engineering
      from Visvesvaraya Regional College of Engineering (1976)

    o Experience: More than 31 years of professional experience. Have
      worked as Engineering Manager with increasingly responsible
      positions in Engineering Design, Project Management and Engineering
      Management in Telecom, Embedded Systems, Electronic Component
      Databases (Content), and Electronic Design Automation (EDA) and
      Product Engineering Services domains. Applied engineering
      principles for successful development of multiple products and

                                                                       6/11
content. Have worked at Patni Computer Systems, Cadence Design
             Systems, Aspect Development, C-DOT & Tata Institute of
             Fundamental Research.

   • Ajay Sharma:
          o Qualification: M.Sc. In Electronic Science from Electronic Science
            Department, Kurukshetra University(2003)

          o Experience: 6+ years of Research Experience in the field of ASIC
            Design. Spent 3 years in research on Smart Sensor ASICs at SRL,
            University of Warwick, UK. Contributed in the whole flow from
            Circuit Design to Tapeout. Handled MIT (Ministry of Information
            Technology) initiative project, SMDP-II, at NIT, Jalandhar for year
            and a half. Played an instrumental role in taking designs from Circuit
            to Layout. Guided Masters and Bachelors Projects.


               INDUSTRY PARTNERSHIPS
CADENCE DESIGN SYSTEMS

      DKOP is Certified Training Partner of Cadence for whole of North India

MENTOR GRAPHICS CORPORATION

      DKOP is Vanguard Partner and HEP (Higher Education Program) Partner of Mentor
      Graphics Corporation.

AGNISYS

      DKOP is Spark Higher Education Program partner of Agnisys. DKOP students are
      given live projects from Agnisys to work and deliver in tight deadlines.




                       DKOP PLACEMENTS
Companies where we have placed our students

ST MICROELECTRONICS, GREATER NOIDA

      Kavita Sharma, Banasthali Vidyapeeth



                                                                                7/11
CADENCE DESIGN SYSTEMS, NOIDA

      Sorabh Dung, LIT, Lovely Professional University

      Ruchi Mittal, CDAC

      Rachna Raj, Banasthali University

      Saloni Goel, Banasthali University

      Sachin Kumar, LIT, Lovely Professional University

      Jupinder Kaur, LIT, Lovely Professional University

      Manvi Goel, Banasthali University

      Balveer Singh Koranga, GB Pant Engineering College, Pauri, Uttaranchal

      Dilpreet Singh, Lovely Professional University

MENTOR GRAPHICS, NOIDA

      Vikas Tomar, ITM, Gurgaon

      Jitendra Aggarwal, Amity University, Noida

AGNISYS, NOIDA

      Sandeep Thakur, Lovely Professional University

      Amit Kapoor, SSIET, Dera Bassi

      Nitin Ahuja, BSAITM, Faridabad

      Rohit Bhadana, BSAITM, Faridabad

NSYS, DELHI

      Nidhi Gupta, M.P.C.T., Gwalior

      Prishkrit Abrol, DAVIET, Jalandhar

      Pankaj Talwar, LCET, Ludhiana

      Richa, Banasthali University

      Mamta Rana, Jiwaji University

CIRCUITSUTRA TECHNOLOGIES, NOIDA

      Parvinder Pal Singh, Lovely Professional University

                                                                               8/11
DKOP LABS, NOIDA

      Rahul Kumar, Rai University

      Pushpinder Singh, SVIET – Banud

      Amitav Banerjee, UPTU

RF SILICON, NOIDA

      Nirmal Singh, UPTU

HP, BANGALORE

      Hariom Pandey, UPTU

SASKEN, BANGALORE

      Sumit Gupta, Thapar - Patiala

      Sumit Kumar, Thapar - Patiala

PHOENIX, NOIDA

      Akhilesh Singh, Jiwaji University

RELIANCE, PUNE

      Ajay Gupta, Jiwaji University

OM NANOTECHNOLOGY, GREATER NOIDA

      Mohammed Sharique, Jiwaji University

UNIVERSITIES IN USA, CANADA & GERMANY

      Smriti Gurung

      Subeg Singh

      Binipal Wadhwa

      Hasan Karkara

Note: Our competitors also hire our graduates!




                                                 9/11
RECOMMENDATIONS
   1. Mr Jitin Sahni
      Manager, HR & Recruitment
      Freescale Semiconductors, Noida
   2. Mr. Harish Pandey
      Marketing Head
      AMDL, Bangalore
   3. Mr. Upender Bhati
      Marketing Head
      AEM India Pvt. Ltd., Noida
   4. Mr Anupam Bakshi
      CEO, AgniSys
      Noida
   5. Mr Umesh Sisodia
      CEO, CircuitSutra Technologies Pvt Ltd
      Noida
   6. Mr Sanjay Chakravarty
      VP, ITAAS Inc
      Noida
   7. Prof Dinesh Sarbahi
      HOD, Electronics & Communication
      VIET, Dadri
   8. Dr. S.N. Saran
      Director
      GNIT, Greater Noida


   DKOP TOUCHED FOLLOWING COLLEGES
We have conducted on-campus programs (Workshops/Trainings/Conferences) at following
colleges:

   1.   LOVELY PROFESSIONAL UNIVERSITY, PHAGWARA
   2.   GREATER NOIDA INSTITUTE OF TECHNOLOGY, GREATER NOIDA
   3.   NIT, JALANDHAR
   4.   VISHWESHVARYA INSTITUTE OF ENGINEERING & TECHNOLOGY, DADRI
   5.   LIET ( LAXMI DEVI INSTITUTE OF ENGINEERING & TECHNOLOGY), ALWAR
   6.   SHEKHAWATI ENGINEERING COLLEGE
   7.   ST. MARGARET ENGG. COLLEGE, NEEMRANA
   8.   ITM, BHILWARA
   9.   YMCA, FARIDABAD

                                                                             10/11
10. BANASTHALI VIDYAPITH
11. CHITKARA INSTITUTE OF ENGG & TECH, RAJPURA
12. DAV INSTITUTE OF ENGG & TECH, JALANDHAR
13. KUMAON ENGINEERING COLLEGE, DWARAHAT
14. GB PANT ENGG COLLEGE, PAURI
15. INSTITUTE OF TECHNOLOGY, PANTNAGAR
16. SACHDEVA COLLEGE OF ENGG, MATHURA
17. COLLEGE OF ENGG, ROORKEE
18. JSS, NOIDA
19. JIIT, NOIDA
20. BS ANANGPURIA, FARIDABAD
21. GRAPHICS ERA UNIVERSITY, DEHRADUN
22. MITRC, ALWAR
23. SIDDHI VINAYAK, ALWAR
24. NC COLLEGE OF ENGG, PANIPAT
25. BITS, BHIWANI
26. SRI SUKHMANI INSTITUTE, DERABASSI
27. SVIET, BANUD
28. LUDHIANA COLLEGE OF ENGG & TECH
29. DESHBHAGAT ENGG COLLEGE
30. SSIET, PATTI
31. RAI UNIVERSITY, FARIDABAD
32. COLLEGE OF ENGG & TECH, KAPURTHALA
33. RIET, JAIPUR
34. ITS, GREATER NOIDA




                                                 11/11

More Related Content

What's hot

CETPA On-Campus Training Proposal for Different Colleges
CETPA On-Campus Training Proposal for Different CollegesCETPA On-Campus Training Proposal for Different Colleges
CETPA On-Campus Training Proposal for Different Colleges
CETPA INFOTECH PVT. LTD.
 
Announcement Letter Synopsys Summer Internship Program
Announcement Letter Synopsys Summer Internship ProgramAnnouncement Letter Synopsys Summer Internship Program
Announcement Letter Synopsys Summer Internship Program
chairperson
 
DIPAK INGLE_RESUME_final
DIPAK INGLE_RESUME_finalDIPAK INGLE_RESUME_final
DIPAK INGLE_RESUME_final
Dipak Ingle
 
Summer Training report at TATA CMC
Summer Training report at TATA CMCSummer Training report at TATA CMC
Summer Training report at TATA CMC
Pallavi Srivastava
 
Cs 1023 lec 1 big idea (week 1)
Cs 1023 lec 1   big idea (week 1)Cs 1023 lec 1   big idea (week 1)
Cs 1023 lec 1 big idea (week 1)
stanbridge
 
Ravinder_Pal_Singh_Resume_Latest
Ravinder_Pal_Singh_Resume_LatestRavinder_Pal_Singh_Resume_Latest
Ravinder_Pal_Singh_Resume_Latest
Ravinder Singh
 
SW Craftsmanship in Sioux Embedded Systems
SW Craftsmanship in Sioux Embedded SystemsSW Craftsmanship in Sioux Embedded Systems
SW Craftsmanship in Sioux Embedded Systems
Roy Nitert
 

What's hot (18)

Deepak Kumar Gautam
Deepak Kumar GautamDeepak Kumar Gautam
Deepak Kumar Gautam
 
Origin proposal for on campus training
Origin proposal for on campus training Origin proposal for on campus training
Origin proposal for on campus training
 
CETPA On-Campus Training Proposal for Different Colleges
CETPA On-Campus Training Proposal for Different CollegesCETPA On-Campus Training Proposal for Different Colleges
CETPA On-Campus Training Proposal for Different Colleges
 
Announcement Letter Synopsys Summer Internship Program
Announcement Letter Synopsys Summer Internship ProgramAnnouncement Letter Synopsys Summer Internship Program
Announcement Letter Synopsys Summer Internship Program
 
Mary Cleary
Mary ClearyMary Cleary
Mary Cleary
 
resume
resumeresume
resume
 
mrg_cv
mrg_cvmrg_cv
mrg_cv
 
Updated resume
Updated resumeUpdated resume
Updated resume
 
DIPAK INGLE_RESUME_final
DIPAK INGLE_RESUME_finalDIPAK INGLE_RESUME_final
DIPAK INGLE_RESUME_final
 
The Sqale method: presentation
The Sqale method: presentationThe Sqale method: presentation
The Sqale method: presentation
 
Clean code bites
Clean code bitesClean code bites
Clean code bites
 
Resume
ResumeResume
Resume
 
Subramanyam_Nalam
Subramanyam_NalamSubramanyam_Nalam
Subramanyam_Nalam
 
Summer Training report at TATA CMC
Summer Training report at TATA CMCSummer Training report at TATA CMC
Summer Training report at TATA CMC
 
Cs 1023 lec 1 big idea (week 1)
Cs 1023 lec 1   big idea (week 1)Cs 1023 lec 1   big idea (week 1)
Cs 1023 lec 1 big idea (week 1)
 
Ravinder_Pal_Singh_Resume_Latest
Ravinder_Pal_Singh_Resume_LatestRavinder_Pal_Singh_Resume_Latest
Ravinder_Pal_Singh_Resume_Latest
 
SW Craftsmanship in Sioux Embedded Systems
SW Craftsmanship in Sioux Embedded SystemsSW Craftsmanship in Sioux Embedded Systems
SW Craftsmanship in Sioux Embedded Systems
 
MSalah_20161010
MSalah_20161010MSalah_20161010
MSalah_20161010
 

Viewers also liked

Notteroy
NotteroyNotteroy
Notteroy
Mycena
 
Analyzing & Converting Organic Search Traffic
Analyzing & Converting Organic Search TrafficAnalyzing & Converting Organic Search Traffic
Analyzing & Converting Organic Search Traffic
jtreiber
 
Sportconomy Tutorial
Sportconomy TutorialSportconomy Tutorial
Sportconomy Tutorial
Sportconomy
 
12. Sheta 40 Years Anna Lee Fuhr
12.  Sheta 40 Years Anna Lee Fuhr12.  Sheta 40 Years Anna Lee Fuhr
12. Sheta 40 Years Anna Lee Fuhr
LGRIS
 
Office Suites Plus
Office Suites PlusOffice Suites Plus
Office Suites Plus
deneene9
 
Nuclear Fission
Nuclear FissionNuclear Fission
Nuclear Fission
stooty s
 
Educ3313blogscaavengerhunt
Educ3313blogscaavengerhuntEduc3313blogscaavengerhunt
Educ3313blogscaavengerhunt
Cassi jo
 

Viewers also liked (20)

R.Milich Sample Portfolio
R.Milich Sample PortfolioR.Milich Sample Portfolio
R.Milich Sample Portfolio
 
Chicora Introduction
Chicora IntroductionChicora Introduction
Chicora Introduction
 
Sabr 39 Team Trivia Quarterfinal
Sabr 39 Team Trivia QuarterfinalSabr 39 Team Trivia Quarterfinal
Sabr 39 Team Trivia Quarterfinal
 
Notteroy
NotteroyNotteroy
Notteroy
 
Analyzing & Converting Organic Search Traffic
Analyzing & Converting Organic Search TrafficAnalyzing & Converting Organic Search Traffic
Analyzing & Converting Organic Search Traffic
 
Issues Affecting Vets
Issues Affecting VetsIssues Affecting Vets
Issues Affecting Vets
 
Sportconomy Tutorial
Sportconomy TutorialSportconomy Tutorial
Sportconomy Tutorial
 
12. Sheta 40 Years Anna Lee Fuhr
12.  Sheta 40 Years Anna Lee Fuhr12.  Sheta 40 Years Anna Lee Fuhr
12. Sheta 40 Years Anna Lee Fuhr
 
Dealing With Requests For Hastened Death (Handout)
Dealing With Requests For Hastened Death (Handout)Dealing With Requests For Hastened Death (Handout)
Dealing With Requests For Hastened Death (Handout)
 
Test s
Test sTest s
Test s
 
World Scholar's Cup Lecture with Questions and Pictures
World Scholar's Cup Lecture with Questions and PicturesWorld Scholar's Cup Lecture with Questions and Pictures
World Scholar's Cup Lecture with Questions and Pictures
 
Responsive Implementation in Drupal
Responsive Implementation in DrupalResponsive Implementation in Drupal
Responsive Implementation in Drupal
 
CéGtaláLó éS CéGbank
CéGtaláLó éS CéGbankCéGtaláLó éS CéGbank
CéGtaláLó éS CéGbank
 
Office Suites Plus
Office Suites PlusOffice Suites Plus
Office Suites Plus
 
Nuclear Fission
Nuclear FissionNuclear Fission
Nuclear Fission
 
Internal Comms Presentation
Internal Comms PresentationInternal Comms Presentation
Internal Comms Presentation
 
ICRI Urban IoT
ICRI Urban IoTICRI Urban IoT
ICRI Urban IoT
 
Educ3313blogscaavengerhunt
Educ3313blogscaavengerhuntEduc3313blogscaavengerhunt
Educ3313blogscaavengerhunt
 
EnèMics Interns De L’Emprenedor
EnèMics Interns De L’EmprenedorEnèMics Interns De L’Emprenedor
EnèMics Interns De L’Emprenedor
 
Memorial Presentation
Memorial PresentationMemorial Presentation
Memorial Presentation
 

Similar to Pg certificate

Industrial trainingsoftware 2011
Industrial trainingsoftware 2011Industrial trainingsoftware 2011
Industrial trainingsoftware 2011
dkhari
 
Ankur_Sharma Resume
Ankur_Sharma Resume Ankur_Sharma Resume
Ankur_Sharma Resume
Ankur Sharma
 
Intake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SDIntake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SD
RaNa HaSan
 
Intake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SDIntake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SD
RaNa HaSan
 
Intake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SDIntake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SD
Mohamed Bayomi
 
Resume_Manav_Rathi
Resume_Manav_RathiResume_Manav_Rathi
Resume_Manav_Rathi
Manav Rathi
 

Similar to Pg certificate (20)

Industrial trainingsoftware 2011
Industrial trainingsoftware 2011Industrial trainingsoftware 2011
Industrial trainingsoftware 2011
 
Anupriya_Mittal_resume
Anupriya_Mittal_resumeAnupriya_Mittal_resume
Anupriya_Mittal_resume
 
Daya_CV
Daya_CVDaya_CV
Daya_CV
 
Ankur_Sharma Resume
Ankur_Sharma Resume Ankur_Sharma Resume
Ankur_Sharma Resume
 
VENU_FV
VENU_FVVENU_FV
VENU_FV
 
Praveen Kumar S S.docx(1)
Praveen Kumar S S.docx(1)Praveen Kumar S S.docx(1)
Praveen Kumar S S.docx(1)
 
Raghav_thakkar
Raghav_thakkarRaghav_thakkar
Raghav_thakkar
 
GP_Kashyap_Resume
GP_Kashyap_ResumeGP_Kashyap_Resume
GP_Kashyap_Resume
 
Electronics Engineer Resume Foramt
Electronics Engineer Resume ForamtElectronics Engineer Resume Foramt
Electronics Engineer Resume Foramt
 
resume_CMS
resume_CMSresume_CMS
resume_CMS
 
Resume - Taranjeet Singh - 3.5 years - Java/J2EE/GWT
Resume - Taranjeet Singh - 3.5 years - Java/J2EE/GWTResume - Taranjeet Singh - 3.5 years - Java/J2EE/GWT
Resume - Taranjeet Singh - 3.5 years - Java/J2EE/GWT
 
AUK - CV WO Ref
AUK - CV WO RefAUK - CV WO Ref
AUK - CV WO Ref
 
Gajendra_RESUME
Gajendra_RESUMEGajendra_RESUME
Gajendra_RESUME
 
Intake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SDIntake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SD
 
Intake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SDIntake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SD
 
Intake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SDIntake_35_Professional_Developer_Track_SD
Intake_35_Professional_Developer_Track_SD
 
DILIP M NAIR
DILIP M NAIRDILIP M NAIR
DILIP M NAIR
 
akash_cv
akash_cvakash_cv
akash_cv
 
Resume-MingyangHou-5th
Resume-MingyangHou-5thResume-MingyangHou-5th
Resume-MingyangHou-5th
 
Resume_Manav_Rathi
Resume_Manav_RathiResume_Manav_Rathi
Resume_Manav_Rathi
 

Pg certificate

  • 1. P G Certificate in VLSI Design & Verification (RTL using Verilog, FPGA Design Flow & Verification) (Live Project) An Initiative by Industry Experts from Cadence, Atrenta & Patni with qualification from IITs and BITS-Pilani Training Partners of Cadence Design Systems and Mentor Graphics (Worldwide EDA Giants) DKOP Labs Pvt. Ltd. Knowledge, Operations and Practices C-53, Lower Ground Floor, Sector – 2, Noida – 201301 Tel: 0120-4276796, 0120-4203797; Tel/Fax: 0120-4274237; Mob: +91-9971792797 Email: info@dkoplabs.com; Web: http://www.dkoplabs.com
  • 2. MODULE TOPICS MODULE 1: VLSI DESIGN FLOW MODULE 2: OPERATING SYSTEM - LINUX 1. Introduction to Linux OS 2. Managing Files and Directories 3. Creating Files Using the vi Editor 4. Managing Documents 5. Securing Files in Linux 6. Automating Tasks using Shell Scripts 7. Using Conditional Execution in Shell Scripts 8. Managing Repetitive Tasks Using Shell Scripts MODULE 3: SHELL SCRIPTING, TCL/TK & PERL 1. Introduction 2. Scalar Data 3. Lists and Arrays 4. Subroutines 5. Input and Output 6. Hashes 7. In the World of Regular Expressions 8. Matching with Regular Expressions 9. Processing Text with Regular Expressions 10. Project in TCL-Tk MODULE 4: ADVANCED DIGITAL DESIGN 1. Design Concepts 2. Introduction to Logic 3. Optimized Implementation of Logic Functions 4. Number Representation and Arithmetic Circuits 5. Combinational-Circuits Building Blocks 6. Flip-Flops, Registers, Counters, and Simple Processor 7. Synchronous Sequential Circuits 8. Asynchronous Sequential Circuits 9. Digital System Design 10. Testing of Logic Circuits 11. Computer Aided Design Tools 2/11
  • 3. MODULE 5: VERILOG HDL 1. Overview of Digital Design with VerilogHDL 2. Hierarchical Modeling Concepts 3. Basic Concepts 4. Modules and Ports 5. Gate-Level Modeling 6. Dataflow Modeling 7. Behavioral Modeling 8. Tasks and Functions 9. Useful Modeling Techniques 10. Timing and Delays 11. Switch-Level Modeling 12. User Defined Primitives 13. Programming Language Interface 14. Advanced Verification Techniques MODULE 6: SYNTHESIS – FPGA DESIGN FLOW 1. FPGA Kit Introduction 2. Special FPGA Resources a. Block RAM b. DCM (Digital Clock Manager) c. Dedicated Arithmetic functions 3. FPGA Kit interfacing and configuration a. LCD b. PS2 Mouse c. VGA Controller d. A/D 4. Writing Synthesizable Verilog 5. FPGA Design Flow using Xilinx/Altera FPGA Kit and Xilinx/Altera Tools MODULE 7: VERIFICATION USING SYSTEMVERILOG 1. Verification Guidelines 2. Data Types 3. Procedural Statements and Routines 4. Basic OOP 5. Connecting the Testbench and Design 6. Randomization 7. Functional Coverage MODULE 8: CMOS 1. Basic MOS Transistor Theory 2. Combinational MOS Logic Circuits 3. Sequential MOS Logic Circuits 4. Layout Design & Rules 3/11
  • 4. MODULE 9: PCB DESIGN & SPICE SIMULATION 1. PCB Design & Simulation Flow 2. Schematic Entry using OrCAD Capture 3. Basics of SPICE Netlist with concept of Models & Subcircuits 4. SPICE Simulation using OrCAD PSpice MODULE 10: PROJECT WORK 1. Project Study 2. Design & Implementation using Cadence EDA tools 3. Presentation 4. Document submission 5. Evaluation of Project MODULE 11: SOFT SKILLS 1. Resume Writing 2. Interview Facing Skills 3. Presentation Preparation & Delivery 4. Leadership Skills – Team Work 5. Aptitude preparation 6. Company screening test preparation PROGRAM DETAILS Batches Commence on: July 4th, 2011 (Tentative) Total Seats : 20 per batch Duration : Six Months (5 days/week, Mon-Fri, 4 hours/day) Fees : Rs 66,180/-(60,000 + 10.3%) per student Rs 5,515/- (5000 + 10.3%) for registration Rs 33,090/-(30000 + 10.3%) on joining Rs 27,575/-(25000 + 10.3%) in 2nd month 4/11
  • 5. TOOLS Our labs are equipped with State-of-the-art Industry version Cadence EDA Tools, Windows/Linux based OpenSource EDA tools and demo versions of some industry tools. • Schematic Capture Tools • Verilog Design & Simulation Tools • SPICE Simulation Tools • MATLAB • Embedded Programming IDEs BENEFITS FOR THE STUDENTS • Helps you in understanding the practical and industrial applications of academic curriculum • Build your knowledge to develop innovative projects during their final year of engineering • Enhances the Skill-Set in your resume for better placement prospects within the semiconductor industry • Helping build knowledge and expertise for the aspirants of higher studies abroad to face the stiff competition from students of other countries • Build your confidence through hands on exposure to various tools & technologies DKOP TEAM • Manu Lauria: o Qualification: M.Tech. in Computer Science & Engineering from IIT Delhi (1989-90) and B.Tech. in Electrical Engineering from IIT Delhi (1980-1985) 5/11
  • 6. o Experience: More than 22 years in the Industry with 18 years in the Semiconductor industry at Cadence Design Systems and 4 years at ONGC. Rich experience in EDA software tools development - responsible for many products from concept to reality. Was part of the core leadership team of Cadence’s Noida Center for 13 years. Has managed or been part of teams that developed products in the areas of Synthesis, Simulation, Custom IC Design, Rule checking, Model Development & Web based component/design management. • Sandeep Gupta: o Qualification: M.Tech. in Computer Applications from IIT Delhi and M.Sc. Mathematics from IIT Delhi o Experience: More than Eighteen years in Semiconductor industry with Thirteen years in Cadence Design Systems. Have worked in the R&D of HDL Simulation tools and Virtuoso platform. Highly experienced in developing Software for Engineering Applications in addition to EDA tools. Proficient in C,C++, Perl, TCL-Tk languages as well as HDLs like VHDL, Verilog & SystemVerilog. • Devender Khari: o Qualification: M.E. Computer Science from BITS, Pilani and B.Tech in Computer Engineering from Shivaji University. o Experience: More than 11 years of experience in software and EDA industry with 8 years in Cadence Design Systems. Have worked in the R&D of OrCAD suite of tools, Allegro Design Editor and Virtuoso Composer. Expert in developing Software for Engineering applications as well as Web Technology and Mobile based applications. Proficient in C, C++, PHP, .NET and JAVA Languages. • Chandrakant Sakharwade: o Qualification: M.Tech. in Advanced Electronics from IIT Chennai (1978) and B.Tech. in Electronics & Communication Engineering from Visvesvaraya Regional College of Engineering (1976) o Experience: More than 31 years of professional experience. Have worked as Engineering Manager with increasingly responsible positions in Engineering Design, Project Management and Engineering Management in Telecom, Embedded Systems, Electronic Component Databases (Content), and Electronic Design Automation (EDA) and Product Engineering Services domains. Applied engineering principles for successful development of multiple products and 6/11
  • 7. content. Have worked at Patni Computer Systems, Cadence Design Systems, Aspect Development, C-DOT & Tata Institute of Fundamental Research. • Ajay Sharma: o Qualification: M.Sc. In Electronic Science from Electronic Science Department, Kurukshetra University(2003) o Experience: 6+ years of Research Experience in the field of ASIC Design. Spent 3 years in research on Smart Sensor ASICs at SRL, University of Warwick, UK. Contributed in the whole flow from Circuit Design to Tapeout. Handled MIT (Ministry of Information Technology) initiative project, SMDP-II, at NIT, Jalandhar for year and a half. Played an instrumental role in taking designs from Circuit to Layout. Guided Masters and Bachelors Projects. INDUSTRY PARTNERSHIPS CADENCE DESIGN SYSTEMS DKOP is Certified Training Partner of Cadence for whole of North India MENTOR GRAPHICS CORPORATION DKOP is Vanguard Partner and HEP (Higher Education Program) Partner of Mentor Graphics Corporation. AGNISYS DKOP is Spark Higher Education Program partner of Agnisys. DKOP students are given live projects from Agnisys to work and deliver in tight deadlines. DKOP PLACEMENTS Companies where we have placed our students ST MICROELECTRONICS, GREATER NOIDA Kavita Sharma, Banasthali Vidyapeeth 7/11
  • 8. CADENCE DESIGN SYSTEMS, NOIDA Sorabh Dung, LIT, Lovely Professional University Ruchi Mittal, CDAC Rachna Raj, Banasthali University Saloni Goel, Banasthali University Sachin Kumar, LIT, Lovely Professional University Jupinder Kaur, LIT, Lovely Professional University Manvi Goel, Banasthali University Balveer Singh Koranga, GB Pant Engineering College, Pauri, Uttaranchal Dilpreet Singh, Lovely Professional University MENTOR GRAPHICS, NOIDA Vikas Tomar, ITM, Gurgaon Jitendra Aggarwal, Amity University, Noida AGNISYS, NOIDA Sandeep Thakur, Lovely Professional University Amit Kapoor, SSIET, Dera Bassi Nitin Ahuja, BSAITM, Faridabad Rohit Bhadana, BSAITM, Faridabad NSYS, DELHI Nidhi Gupta, M.P.C.T., Gwalior Prishkrit Abrol, DAVIET, Jalandhar Pankaj Talwar, LCET, Ludhiana Richa, Banasthali University Mamta Rana, Jiwaji University CIRCUITSUTRA TECHNOLOGIES, NOIDA Parvinder Pal Singh, Lovely Professional University 8/11
  • 9. DKOP LABS, NOIDA Rahul Kumar, Rai University Pushpinder Singh, SVIET – Banud Amitav Banerjee, UPTU RF SILICON, NOIDA Nirmal Singh, UPTU HP, BANGALORE Hariom Pandey, UPTU SASKEN, BANGALORE Sumit Gupta, Thapar - Patiala Sumit Kumar, Thapar - Patiala PHOENIX, NOIDA Akhilesh Singh, Jiwaji University RELIANCE, PUNE Ajay Gupta, Jiwaji University OM NANOTECHNOLOGY, GREATER NOIDA Mohammed Sharique, Jiwaji University UNIVERSITIES IN USA, CANADA & GERMANY Smriti Gurung Subeg Singh Binipal Wadhwa Hasan Karkara Note: Our competitors also hire our graduates! 9/11
  • 10. RECOMMENDATIONS 1. Mr Jitin Sahni Manager, HR & Recruitment Freescale Semiconductors, Noida 2. Mr. Harish Pandey Marketing Head AMDL, Bangalore 3. Mr. Upender Bhati Marketing Head AEM India Pvt. Ltd., Noida 4. Mr Anupam Bakshi CEO, AgniSys Noida 5. Mr Umesh Sisodia CEO, CircuitSutra Technologies Pvt Ltd Noida 6. Mr Sanjay Chakravarty VP, ITAAS Inc Noida 7. Prof Dinesh Sarbahi HOD, Electronics & Communication VIET, Dadri 8. Dr. S.N. Saran Director GNIT, Greater Noida DKOP TOUCHED FOLLOWING COLLEGES We have conducted on-campus programs (Workshops/Trainings/Conferences) at following colleges: 1. LOVELY PROFESSIONAL UNIVERSITY, PHAGWARA 2. GREATER NOIDA INSTITUTE OF TECHNOLOGY, GREATER NOIDA 3. NIT, JALANDHAR 4. VISHWESHVARYA INSTITUTE OF ENGINEERING & TECHNOLOGY, DADRI 5. LIET ( LAXMI DEVI INSTITUTE OF ENGINEERING & TECHNOLOGY), ALWAR 6. SHEKHAWATI ENGINEERING COLLEGE 7. ST. MARGARET ENGG. COLLEGE, NEEMRANA 8. ITM, BHILWARA 9. YMCA, FARIDABAD 10/11
  • 11. 10. BANASTHALI VIDYAPITH 11. CHITKARA INSTITUTE OF ENGG & TECH, RAJPURA 12. DAV INSTITUTE OF ENGG & TECH, JALANDHAR 13. KUMAON ENGINEERING COLLEGE, DWARAHAT 14. GB PANT ENGG COLLEGE, PAURI 15. INSTITUTE OF TECHNOLOGY, PANTNAGAR 16. SACHDEVA COLLEGE OF ENGG, MATHURA 17. COLLEGE OF ENGG, ROORKEE 18. JSS, NOIDA 19. JIIT, NOIDA 20. BS ANANGPURIA, FARIDABAD 21. GRAPHICS ERA UNIVERSITY, DEHRADUN 22. MITRC, ALWAR 23. SIDDHI VINAYAK, ALWAR 24. NC COLLEGE OF ENGG, PANIPAT 25. BITS, BHIWANI 26. SRI SUKHMANI INSTITUTE, DERABASSI 27. SVIET, BANUD 28. LUDHIANA COLLEGE OF ENGG & TECH 29. DESHBHAGAT ENGG COLLEGE 30. SSIET, PATTI 31. RAI UNIVERSITY, FARIDABAD 32. COLLEGE OF ENGG & TECH, KAPURTHALA 33. RIET, JAIPUR 34. ITS, GREATER NOIDA 11/11