Welcome to the training module on Wireless UART Controller . Here we study the Architecture and working principle of the device
The XR18W750 is a Wireless UART Controller with a two-wire I2C interface to the XR18W753 RF transceiver to complete Exar's Wireless UART chipset solution. The XR18W750 supports both the parallel and serial interfaces to any host system thus providing flexibility for system designers to select their interface option. The XR18W750 includes an embedded 8051 microprocessor which provides the power to process the protocol framing for data transmission and to handle error processing. Internally, the XR18W750 has a 32KB system memory for loading the firmware from an external EEPROM and for data processing. The XR18W750 also includes a 128-bit AES engine for data encoding and decoding.
This page gives information about the applications of XR18W750 device. It can be used in Industrial automation, factory automation, Point of sale system, Industrial server, Data collection Terminals.
The XR18W750 is a Digital Baseband with a two-wire I2C interface to the XR18W753 RF transceiver to complete Exar’s Wireless UART chipset solution. An external I2C EEPROM is required to store Exar’s proprietary firmware and Wireless UART chipset parameters. The XR18W750 is functionally, as well as architecturally, divided into 8051 Microprocessor, Enhanced UART, AES Engine, and I2C Interface Modules.
An external I2C EEPROM is required to store the firmware for the 8051 microprocessor and the parameters of the Wireless UART chipset. The I2C EEPROM must have at least 32KB of memory. The XR18W750 loads the firmware from the EEPROM and can communicate with an RF Transceiver like the XR18W753 via the I2C interface. The table in this page describes all of the parameters that are stored in the external I2C EEPROM.
This slide illustrates different communication modes used by this device they are point to point, point to multipoint and Broadcast. Point-to-point communication is similar to two UARTs communicating via RS-232 or RS-422, The differences being that the communication is now wireless and half-duplex. Each time a wireless data packet is transmitted, the Wireless UART chipset waits until an ACK is received. In Point-to-multipoint communication, also known as Group mode, is when one master station transmits a packet to all Wireless UART chipsets with the same Group ID All Wireless UART chipsets with the same Group ID will receive the message. The broadcast mode is when one master station transmits a packet and is received by all Wireless UART chipsets that are on the same channel frequency and that have the same AES security key
A typical connection for the serial mode of operation is shown in this page. In the serial mode, the external serial port will need to communicate with the UART via AT commands. In the serial mode, the enhanced UART is controlled by the 8051 processor. The enhanced UART can communicate with another serial port via RS-232, RS-485, or RS-422. Upon power-up, the XR18W750 can automatically detect any baud rate from 1200 bps to 230.4 Kbps in the parallel mode or from 1200 bps to 921.6 Kbps in the serial mode
A typical data bus interconnection for Intel and Motorola mode is shown in this page: In the parallel mode, the CPU interface is 8 data bits wide with 3 address lines and control signals to execute data bus read and write transactions. The XR18W750 data interface supports both the Intel and Motorola compatible types of CPUs and is compatible to the industry standard 16C550 UART. Each bus cycle is asynchronous using CS#, IOR# and IOW#, or CS# and R/W# inputs.
The receiver section contains an 8-bit Receive Shift Register (RSR) and 64 bytes of FIFO which includes a byte-wide Receive Holding Register (RHR). The RSR uses the 16X clock for timing. The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift Register. It provides the receive data interface to the host processor. The RHR register is part of the receive FIFO of 64 bytes by 11-bits wide, the 3 extra bits are for the 3 error tags to be reported in LSR register.
The transmitter section comprises of an 8-bit Transmit Shift Register (TSR) and 64 bytes of FIFO which includes a byte-wide Transmit Holding Register (THR). TSR shifts out every data bit with the 16X internal clock. A bit time is 16 clock periods. The transmitter sends the start-bit followed by the number of data bits, inserts the proper parity-bit if enabled, and adds the stop-bit(s). The status of the FIFO and TSR are reported in the Line Status Register (LSR bit-5 and bit-6).
The mother board contains an external 8051, a CPLD, and an RS-232 transceiver. The external 8051 has a USB interface that is also used as a power supply. The external 8051 is also used for testing the XR18W750 in the parallel mode. The CPLD converts the SPI signals from the external 8051 to the 8-bit parallel interface of the XR18W750. The RS-232 transceiver is only used in the serial mode
Thank you for taking the time to view this presentation on “ XR18W750” . If you would like to learn more or go on to purchase some of these devices, you may either click on the part list link, or simply call our sales hotline. For more technical information you may either visit the EXAR site, or if you would prefer to speak to someone live, please call our hotline number, or even use our ‘live chat’ online facility. You may visit Element 14 e-community to post your questions.