SlideShare una empresa de Scribd logo
1 de 20
Page 1
1
Presented by:
Ahmad khosravani
DECODING
BCH CODE
Page 2
2
Presented by:
Ahmad khosravani
Historical of BCH
Decoding of binary BCH in general case
Abstract
Correction of errors and erasures for nonbinary BCH
O
v
e
r
v
i
e
w
Page 3
DECODING BCH CODE IN
GENREALASE
Historical of BCH
BCH codes were
invented in 1959 by
French
mathematician
Alexis
Hocquenghem,
and independently
in 1960 byRaj
Chandra Boseand
Dijen K. Ray-
Chaudhuri
Page 4
DECODING BCH CODE IN
GENREALASE
Abstract
In coding theorey, the BCH codes
form a class of cyclic error
correcting code that are
constructed using finite fields.
Various decoding for BCH code:
1. Chien search
2. Euclidean algorithm
3. the Berlekamp-Massey
Algorithm
Page 5
Decoding BCH code
in general case
Page 6
DECODING BCH CODE IN
GENREALASE
Decoding BCH code in general case
Let C be a nonbinary [n,k,d]
code with designed distance
odd. (i) Compute syndrome the
received vector y.
(ii) Compute the error locator
polynomial.
(iii) Find the roots of error
locator polynomial.
Decoding steps:
Page 7
Decoding BCH code in general case
Page 8
Decoding BCH code in general case
C[15,5]
t=3
c=(000000000000000)
y=(000101000000100)
Example:
Roots: , ,Inverse of roots:
e=(000101000000100)
Page 9
Correction of errors
and erasures for
nonbinary BCH
Page 10
Correction of errors and erasures for
nonbinary BCH
A q-ary t-error-correction BCH code can be used to correct all
combinations of v symbols errors and e symbols erasures provided that
the inequality
Holds.
In this section we let that erased position are known.
Page 11
Correction of errors and erasures for nonbinary
BCH
Correction of errors and erasures for
nonbinary BCH
Decoding prosess with Euclidean algorithm:
1.compute the erasure-location polynomial β(x).
2.Form the modified received polynomial by replaccing the erased
symbols with zeros.
Compute the syndromes polynomial s(x) from .
3.Compute the modified syndrome polynomial T(X)=[S(X) β(x)]
Page 12
Correction of errors and erasures for nonbinary
BCH
Correction of errors and erasures for
nonbinary BCH
4.Set the following initial conditions:
5.Execute the Euclidean algorithm for
until a step ρ is reached for which:
Page 13
(x)
) Correction of errors and erasures for nonbinary
BCH
Correction of errors and erasures for
nonbinary BCH
6.Find the roots of σ(x) and determine the error location in r(x).
7.Determine the values of errors and erasure from and
The error values are given by:
And the value of erased symbols are given by:
Page 14
(x)
) Correction of errors and erasures for nonbinary
BCH
Correction of errors and erasures for
nonbinary BCH
Example:
Consider the triple error correcting nonbinary BCH code of length 15 over
GF( ) with:
V=2& e=2
e
c=(000000000000000)
Page 15
Correction of errors and erasures for nonbinary
BCH
Correction of errors and erasures for
nonbinary BCH
Page 16
Correction of errors and erasures for nonbinary
BCH
Correction of errors and erasures for
nonbinary BCH
set:
Since ,e=2&t=3
We execute the Euclidean algorithm
until :
Page 17
Correction of errors and erasures for nonbinary
BCH
Correction of errors and erasures for
nonbinary BCH
Page 18
Correction of errors and erasures for nonbinary
BCH
Correction of errors and erasures for
nonbinary BCH
C(x)=e(x)+r(x)=(000000000000000)
1.F._J._MacWilliams,_N._J._A._Sloane. The Theory of
Error-Correcting Codes
2004-Error Control Coding-Lin&Castello.2
3.Steven Roman. Coding_and_information_theory
Page 20
THANKS!
For Your Attention

Más contenido relacionado

La actualidad más candente

La actualidad más candente (20)

Reed Soloman and convolution codes
Reed Soloman and convolution codesReed Soloman and convolution codes
Reed Soloman and convolution codes
 
Convolution Codes
Convolution CodesConvolution Codes
Convolution Codes
 
Reed Solomon encoder and decoder \ ريد سلمون
Reed Solomon encoder and decoder \ ريد سلمونReed Solomon encoder and decoder \ ريد سلمون
Reed Solomon encoder and decoder \ ريد سلمون
 
error control coding
error control coding error control coding
error control coding
 
5 linear block codes
5 linear block codes5 linear block codes
5 linear block codes
 
Information theory
Information theoryInformation theory
Information theory
 
Coding
CodingCoding
Coding
 
Chapter 03 cyclic codes
Chapter 03   cyclic codesChapter 03   cyclic codes
Chapter 03 cyclic codes
 
Convolutional codes
Convolutional codesConvolutional codes
Convolutional codes
 
LDPC Codes
LDPC CodesLDPC Codes
LDPC Codes
 
Convolutional Codes And Their Decoding
Convolutional Codes And Their DecodingConvolutional Codes And Their Decoding
Convolutional Codes And Their Decoding
 
Turbo codes.ppt
Turbo codes.pptTurbo codes.ppt
Turbo codes.ppt
 
Linear block coding
Linear block codingLinear block coding
Linear block coding
 
Error Control Coding -Introduction
Error Control Coding -IntroductionError Control Coding -Introduction
Error Control Coding -Introduction
 
Information theory
Information theoryInformation theory
Information theory
 
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
 
Reed solomon explained v1 0
Reed solomon explained v1 0Reed solomon explained v1 0
Reed solomon explained v1 0
 
Galois field
Galois fieldGalois field
Galois field
 
Turbo Codes
Turbo CodesTurbo Codes
Turbo Codes
 
Mobile Radio Propagations
Mobile Radio PropagationsMobile Radio Propagations
Mobile Radio Propagations
 

Similar a BCH CODE AND DECODING BCH

EEE436 Lecture Slide 3.ppt digital commission coding
EEE436 Lecture Slide 3.ppt digital commission codingEEE436 Lecture Slide 3.ppt digital commission coding
EEE436 Lecture Slide 3.ppt digital commission codingKeepSmile24
 
An Efficient Interpolation-Based Chase BCH Decoder
An Efficient Interpolation-Based Chase BCH DecoderAn Efficient Interpolation-Based Chase BCH Decoder
An Efficient Interpolation-Based Chase BCH Decoderijsrd.com
 
Ec2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.orgEc2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.organnaunivedu
 
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...inventy
 
1.   Two recording devices are set 3,800 feet apart, with th.docx
1.   Two recording devices are set 3,800 feet apart, with th.docx1.   Two recording devices are set 3,800 feet apart, with th.docx
1.   Two recording devices are set 3,800 feet apart, with th.docxchristiandean12115
 
Low Power Parellel Chein Search Architecture using Two- Step Approach
Low Power Parellel Chein Search Architecture using Two- Step ApproachLow Power Parellel Chein Search Architecture using Two- Step Approach
Low Power Parellel Chein Search Architecture using Two- Step ApproachMonalSarada
 
A method to determine partial weight enumerator for linear block codes
A method to determine partial weight enumerator for linear block codesA method to determine partial weight enumerator for linear block codes
A method to determine partial weight enumerator for linear block codesAlexander Decker
 
COMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHMCOMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHManiruddh Tyagi
 
COMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHMCOMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHManiruddh Tyagi
 
COMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHMCOMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHMAniruddh Tyagi
 
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...IJERA Editor
 
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...IJERA Editor
 
Std 10 chapter 11 data type, expression and operators important MCQs
Std 10 chapter 11 data type, expression and operators important MCQsStd 10 chapter 11 data type, expression and operators important MCQs
Std 10 chapter 11 data type, expression and operators important MCQsNuzhat Memon
 
Testimonianza di Alessandro Tommasi presentation biosig
Testimonianza di Alessandro Tommasi presentation biosigTestimonianza di Alessandro Tommasi presentation biosig
Testimonianza di Alessandro Tommasi presentation biosiglaboratoridalbasso
 

Similar a BCH CODE AND DECODING BCH (16)

EEE436 Lecture Slide 3.ppt digital commission coding
EEE436 Lecture Slide 3.ppt digital commission codingEEE436 Lecture Slide 3.ppt digital commission coding
EEE436 Lecture Slide 3.ppt digital commission coding
 
An Efficient Interpolation-Based Chase BCH Decoder
An Efficient Interpolation-Based Chase BCH DecoderAn Efficient Interpolation-Based Chase BCH Decoder
An Efficient Interpolation-Based Chase BCH Decoder
 
Ec2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.orgEc2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.org
 
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
 
1.   Two recording devices are set 3,800 feet apart, with th.docx
1.   Two recording devices are set 3,800 feet apart, with th.docx1.   Two recording devices are set 3,800 feet apart, with th.docx
1.   Two recording devices are set 3,800 feet apart, with th.docx
 
PS3
PS3PS3
PS3
 
Low Power Parellel Chein Search Architecture using Two- Step Approach
Low Power Parellel Chein Search Architecture using Two- Step ApproachLow Power Parellel Chein Search Architecture using Two- Step Approach
Low Power Parellel Chein Search Architecture using Two- Step Approach
 
A method to determine partial weight enumerator for linear block codes
A method to determine partial weight enumerator for linear block codesA method to determine partial weight enumerator for linear block codes
A method to determine partial weight enumerator for linear block codes
 
COMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHMCOMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHM
 
COMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHMCOMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHM
 
COMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHMCOMMON SCRAMBLING ALGORITHM
COMMON SCRAMBLING ALGORITHM
 
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
 
K505028085
K505028085K505028085
K505028085
 
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
 
Std 10 chapter 11 data type, expression and operators important MCQs
Std 10 chapter 11 data type, expression and operators important MCQsStd 10 chapter 11 data type, expression and operators important MCQs
Std 10 chapter 11 data type, expression and operators important MCQs
 
Testimonianza di Alessandro Tommasi presentation biosig
Testimonianza di Alessandro Tommasi presentation biosigTestimonianza di Alessandro Tommasi presentation biosig
Testimonianza di Alessandro Tommasi presentation biosig
 

Último

Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating SystemRashmi Bhat
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingBootNeck1
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdfCaalaaAbdulkerim
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
Industrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptIndustrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptNarmatha D
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the weldingMuhammadUzairLiaqat
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating SystemRashmi Bhat
 
Katarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School CourseKatarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School Coursebim.edu.pl
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfRajuKanojiya4
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm Systemirfanmechengr
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
DM Pillar Training Manual.ppt will be useful in deploying TPM in project
DM Pillar Training Manual.ppt will be useful in deploying TPM in projectDM Pillar Training Manual.ppt will be useful in deploying TPM in project
DM Pillar Training Manual.ppt will be useful in deploying TPM in projectssuserb6619e
 
Ch10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdfCh10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdfChristianCDAM
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxRomil Mishra
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...Erbil Polytechnic University
 
Indian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptIndian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptMadan Karki
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 

Último (20)

Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating System
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event Scheduling
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdf
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
Industrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptIndustrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.ppt
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the welding
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 
Katarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School CourseKatarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School Course
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdf
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm System
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
Designing pile caps according to ACI 318-19.pptx
Designing pile caps according to ACI 318-19.pptxDesigning pile caps according to ACI 318-19.pptx
Designing pile caps according to ACI 318-19.pptx
 
DM Pillar Training Manual.ppt will be useful in deploying TPM in project
DM Pillar Training Manual.ppt will be useful in deploying TPM in projectDM Pillar Training Manual.ppt will be useful in deploying TPM in project
DM Pillar Training Manual.ppt will be useful in deploying TPM in project
 
Ch10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdfCh10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdf
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptx
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...
 
Indian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptIndian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.ppt
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 

BCH CODE AND DECODING BCH

  • 1. Page 1 1 Presented by: Ahmad khosravani DECODING BCH CODE
  • 2. Page 2 2 Presented by: Ahmad khosravani Historical of BCH Decoding of binary BCH in general case Abstract Correction of errors and erasures for nonbinary BCH O v e r v i e w
  • 3. Page 3 DECODING BCH CODE IN GENREALASE Historical of BCH BCH codes were invented in 1959 by French mathematician Alexis Hocquenghem, and independently in 1960 byRaj Chandra Boseand Dijen K. Ray- Chaudhuri
  • 4. Page 4 DECODING BCH CODE IN GENREALASE Abstract In coding theorey, the BCH codes form a class of cyclic error correcting code that are constructed using finite fields. Various decoding for BCH code: 1. Chien search 2. Euclidean algorithm 3. the Berlekamp-Massey Algorithm
  • 5. Page 5 Decoding BCH code in general case
  • 6. Page 6 DECODING BCH CODE IN GENREALASE Decoding BCH code in general case Let C be a nonbinary [n,k,d] code with designed distance odd. (i) Compute syndrome the received vector y. (ii) Compute the error locator polynomial. (iii) Find the roots of error locator polynomial. Decoding steps:
  • 7. Page 7 Decoding BCH code in general case
  • 8. Page 8 Decoding BCH code in general case C[15,5] t=3 c=(000000000000000) y=(000101000000100) Example: Roots: , ,Inverse of roots: e=(000101000000100)
  • 9. Page 9 Correction of errors and erasures for nonbinary BCH
  • 10. Page 10 Correction of errors and erasures for nonbinary BCH A q-ary t-error-correction BCH code can be used to correct all combinations of v symbols errors and e symbols erasures provided that the inequality Holds. In this section we let that erased position are known.
  • 11. Page 11 Correction of errors and erasures for nonbinary BCH Correction of errors and erasures for nonbinary BCH Decoding prosess with Euclidean algorithm: 1.compute the erasure-location polynomial β(x). 2.Form the modified received polynomial by replaccing the erased symbols with zeros. Compute the syndromes polynomial s(x) from . 3.Compute the modified syndrome polynomial T(X)=[S(X) β(x)]
  • 12. Page 12 Correction of errors and erasures for nonbinary BCH Correction of errors and erasures for nonbinary BCH 4.Set the following initial conditions: 5.Execute the Euclidean algorithm for until a step ρ is reached for which:
  • 13. Page 13 (x) ) Correction of errors and erasures for nonbinary BCH Correction of errors and erasures for nonbinary BCH 6.Find the roots of σ(x) and determine the error location in r(x). 7.Determine the values of errors and erasure from and The error values are given by: And the value of erased symbols are given by:
  • 14. Page 14 (x) ) Correction of errors and erasures for nonbinary BCH Correction of errors and erasures for nonbinary BCH Example: Consider the triple error correcting nonbinary BCH code of length 15 over GF( ) with: V=2& e=2 e c=(000000000000000)
  • 15. Page 15 Correction of errors and erasures for nonbinary BCH Correction of errors and erasures for nonbinary BCH
  • 16. Page 16 Correction of errors and erasures for nonbinary BCH Correction of errors and erasures for nonbinary BCH set: Since ,e=2&t=3 We execute the Euclidean algorithm until :
  • 17. Page 17 Correction of errors and erasures for nonbinary BCH Correction of errors and erasures for nonbinary BCH
  • 18. Page 18 Correction of errors and erasures for nonbinary BCH Correction of errors and erasures for nonbinary BCH C(x)=e(x)+r(x)=(000000000000000)
  • 19. 1.F._J._MacWilliams,_N._J._A._Sloane. The Theory of Error-Correcting Codes 2004-Error Control Coding-Lin&Castello.2 3.Steven Roman. Coding_and_information_theory