SlideShare a Scribd company logo
1 of 1
Download to read offline
Verification of the QorIQ Communication Platform
Containing CoreNet Fabric with SystemVerilog
Robert Page and Sakar Jain
Freescale Semiconductor Inc.
Networking and Multimedia Group
Austin, Texas

The Freescale QorIQ(tm) communication platforms are system-on-chip (SoC)
processors containing single, dual and many cores and enable the next era of
networking by offering advanced levels of performance, power-efficiency and
programmability.

The QorIQ P4080 communications processor, the signature member of the product line,
integrates eight enhanced Freescale Power Architecture(r) processors, a tri-level cache
hierarchy, and innovative high-speed CoreNet(tm) fabric and data path acceleration.
The CoreNet fabric is an interconnect architecture suitable for scalable on-chip network
to connect multiple Power Architecture processing cores with caches, stand-alone
caches and memory subsystems.

The CoreNet fabric was designed to provide a coherent multicore migration solution
enabling the move to multicore. This presentation will focus on the verification
challenges and solutions associated with verifying the CoreNet platform using
SystemVerilog (SV).

More Related Content

Viewers also liked

Viewers also liked (6)

Tobin verification isglobal
Tobin verification isglobalTobin verification isglobal
Tobin verification isglobal
 
09 10 parent sign up email
09 10 parent sign up email09 10 parent sign up email
09 10 parent sign up email
 
Mcdermot bio
Mcdermot bioMcdermot bio
Mcdermot bio
 
Stinson post si and verification
Stinson post si and verificationStinson post si and verification
Stinson post si and verification
 
Validation and-design-in-a-small-team-environment
Validation and-design-in-a-small-team-environmentValidation and-design-in-a-small-team-environment
Validation and-design-in-a-small-team-environment
 
Thaker q3 2008
Thaker q3 2008Thaker q3 2008
Thaker q3 2008
 

Similar to Robert page-abstract

Hyper Transport Technology
Hyper Transport TechnologyHyper Transport Technology
Hyper Transport Technologynayakslideshare
 
An octa core processor with shared memory and message-passing
An octa core processor with shared memory and message-passingAn octa core processor with shared memory and message-passing
An octa core processor with shared memory and message-passingeSAT Journals
 
Juniper Networks Router Architecture
Juniper Networks Router ArchitectureJuniper Networks Router Architecture
Juniper Networks Router Architecturelawuah
 
How to Ensure Next-Generation Services
How to Ensure Next-Generation ServicesHow to Ensure Next-Generation Services
How to Ensure Next-Generation ServicesFluke Networks
 
Data path-acceleration-techniques-in-a-nfv-world
Data path-acceleration-techniques-in-a-nfv-worldData path-acceleration-techniques-in-a-nfv-world
Data path-acceleration-techniques-in-a-nfv-worldHappiest Minds Technologies
 
Broadcom PCIe & CXL Switches OCP Final.pptx
Broadcom PCIe & CXL Switches OCP Final.pptxBroadcom PCIe & CXL Switches OCP Final.pptx
Broadcom PCIe & CXL Switches OCP Final.pptxMemory Fabric Forum
 
Standards based npu-switchfabricdevicesfornext-generationmulti-serviceplatfor...
Standards based npu-switchfabricdevicesfornext-generationmulti-serviceplatfor...Standards based npu-switchfabricdevicesfornext-generationmulti-serviceplatfor...
Standards based npu-switchfabricdevicesfornext-generationmulti-serviceplatfor...Vinicius Palhano de Siqueira
 
Seminar Accelerating Business Using Microservices Architecture in Digital Age...
Seminar Accelerating Business Using Microservices Architecture in Digital Age...Seminar Accelerating Business Using Microservices Architecture in Digital Age...
Seminar Accelerating Business Using Microservices Architecture in Digital Age...PT Datacomm Diangraha
 
100g on a_standard_platform_oct14
100g on a_standard_platform_oct14100g on a_standard_platform_oct14
100g on a_standard_platform_oct14Abd Alhameed Swedan
 
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014Mustafa Kuğu
 
Brian hiltscher resume
Brian hiltscher resumeBrian hiltscher resume
Brian hiltscher resumeBrianHiltscher
 
High throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networksHigh throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networksLogicMindtech Nologies
 
High throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networksHigh throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networksLogicMindtech Nologies
 
High throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networksHigh throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networksLogicMindtech Nologies
 
Run-Time Adaptive Processor Allocation of Self-Configurable Intel IXP2400 Net...
Run-Time Adaptive Processor Allocation of Self-Configurable Intel IXP2400 Net...Run-Time Adaptive Processor Allocation of Self-Configurable Intel IXP2400 Net...
Run-Time Adaptive Processor Allocation of Self-Configurable Intel IXP2400 Net...CSCJournals
 
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014Mustafa Kuğu
 
Trends and challenges in IP based SOC design
Trends and challenges in IP based SOC designTrends and challenges in IP based SOC design
Trends and challenges in IP based SOC designAishwaryaRavishankar8
 
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKSHIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKSijngnjournal
 

Similar to Robert page-abstract (20)

Hyper Transport Technology
Hyper Transport TechnologyHyper Transport Technology
Hyper Transport Technology
 
An octa core processor with shared memory and message-passing
An octa core processor with shared memory and message-passingAn octa core processor with shared memory and message-passing
An octa core processor with shared memory and message-passing
 
Juniper Networks Router Architecture
Juniper Networks Router ArchitectureJuniper Networks Router Architecture
Juniper Networks Router Architecture
 
CXL at OCP
CXL at OCPCXL at OCP
CXL at OCP
 
How to Ensure Next-Generation Services
How to Ensure Next-Generation ServicesHow to Ensure Next-Generation Services
How to Ensure Next-Generation Services
 
Data path-acceleration-techniques-in-a-nfv-world
Data path-acceleration-techniques-in-a-nfv-worldData path-acceleration-techniques-in-a-nfv-world
Data path-acceleration-techniques-in-a-nfv-world
 
Design of fault tolerant algorithm for network on chip router using field pr...
Design of fault tolerant algorithm for network on chip router  using field pr...Design of fault tolerant algorithm for network on chip router  using field pr...
Design of fault tolerant algorithm for network on chip router using field pr...
 
Broadcom PCIe & CXL Switches OCP Final.pptx
Broadcom PCIe & CXL Switches OCP Final.pptxBroadcom PCIe & CXL Switches OCP Final.pptx
Broadcom PCIe & CXL Switches OCP Final.pptx
 
Standards based npu-switchfabricdevicesfornext-generationmulti-serviceplatfor...
Standards based npu-switchfabricdevicesfornext-generationmulti-serviceplatfor...Standards based npu-switchfabricdevicesfornext-generationmulti-serviceplatfor...
Standards based npu-switchfabricdevicesfornext-generationmulti-serviceplatfor...
 
Seminar Accelerating Business Using Microservices Architecture in Digital Age...
Seminar Accelerating Business Using Microservices Architecture in Digital Age...Seminar Accelerating Business Using Microservices Architecture in Digital Age...
Seminar Accelerating Business Using Microservices Architecture in Digital Age...
 
100g on a_standard_platform_oct14
100g on a_standard_platform_oct14100g on a_standard_platform_oct14
100g on a_standard_platform_oct14
 
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
 
Brian hiltscher resume
Brian hiltscher resumeBrian hiltscher resume
Brian hiltscher resume
 
High throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networksHigh throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networks
 
High throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networksHigh throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networks
 
High throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networksHigh throughput reliable multicast in multi-hop wireless mesh networks
High throughput reliable multicast in multi-hop wireless mesh networks
 
Run-Time Adaptive Processor Allocation of Self-Configurable Intel IXP2400 Net...
Run-Time Adaptive Processor Allocation of Self-Configurable Intel IXP2400 Net...Run-Time Adaptive Processor Allocation of Self-Configurable Intel IXP2400 Net...
Run-Time Adaptive Processor Allocation of Self-Configurable Intel IXP2400 Net...
 
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
Pro active datacenter-infrastructures-ccie-bulent-morten-16.10.2014
 
Trends and challenges in IP based SOC design
Trends and challenges in IP based SOC designTrends and challenges in IP based SOC design
Trends and challenges in IP based SOC design
 
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKSHIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
 

More from Obsidian Software (20)

Zhang rtp q307
Zhang rtp q307Zhang rtp q307
Zhang rtp q307
 
Zehr dv club_12052006
Zehr dv club_12052006Zehr dv club_12052006
Zehr dv club_12052006
 
Yang greenstein part_2
Yang greenstein part_2Yang greenstein part_2
Yang greenstein part_2
 
Yang greenstein part_1
Yang greenstein part_1Yang greenstein part_1
Yang greenstein part_1
 
Williamson arm validation metrics
Williamson arm validation metricsWilliamson arm validation metrics
Williamson arm validation metrics
 
Whipp q3 2008_sv
Whipp q3 2008_svWhipp q3 2008_sv
Whipp q3 2008_sv
 
Vishakantaiah validating
Vishakantaiah validatingVishakantaiah validating
Vishakantaiah validating
 
Tierney bq207
Tierney bq207Tierney bq207
Tierney bq207
 
The validation attitude
The validation attitudeThe validation attitude
The validation attitude
 
Thaker q3 2008
Thaker q3 2008Thaker q3 2008
Thaker q3 2008
 
Strickland dvclub
Strickland dvclubStrickland dvclub
Strickland dvclub
 
Shultz dallas q108
Shultz dallas q108Shultz dallas q108
Shultz dallas q108
 
Shreeve dv club_ams
Shreeve dv club_amsShreeve dv club_ams
Shreeve dv club_ams
 
Sharam salamian
Sharam salamianSharam salamian
Sharam salamian
 
Schulz dallas q1_2008
Schulz dallas q1_2008Schulz dallas q1_2008
Schulz dallas q1_2008
 
Salamian dv club_foils_intel_austin
Salamian dv club_foils_intel_austinSalamian dv club_foils_intel_austin
Salamian dv club_foils_intel_austin
 
Sakar jain
Sakar jainSakar jain
Sakar jain
 
Runner sv q307
Runner sv q307Runner sv q307
Runner sv q307
 
Roy omap validation_dvc_lub_092106
Roy omap validation_dvc_lub_092106Roy omap validation_dvc_lub_092106
Roy omap validation_dvc_lub_092106
 
Roy aerofone power_verif
Roy aerofone power_verifRoy aerofone power_verif
Roy aerofone power_verif
 

Robert page-abstract

  • 1. Verification of the QorIQ Communication Platform Containing CoreNet Fabric with SystemVerilog Robert Page and Sakar Jain Freescale Semiconductor Inc. Networking and Multimedia Group Austin, Texas The Freescale QorIQ(tm) communication platforms are system-on-chip (SoC) processors containing single, dual and many cores and enable the next era of networking by offering advanced levels of performance, power-efficiency and programmability. The QorIQ P4080 communications processor, the signature member of the product line, integrates eight enhanced Freescale Power Architecture(r) processors, a tri-level cache hierarchy, and innovative high-speed CoreNet(tm) fabric and data path acceleration. The CoreNet fabric is an interconnect architecture suitable for scalable on-chip network to connect multiple Power Architecture processing cores with caches, stand-alone caches and memory subsystems. The CoreNet fabric was designed to provide a coherent multicore migration solution enabling the move to multicore. This presentation will focus on the verification challenges and solutions associated with verifying the CoreNet platform using SystemVerilog (SV).