SlideShare una empresa de Scribd logo
1 de 10
Descargar para leer sin conexión
1
Timing and Clocking Issues
ECE152B
Prepared by Roopa Chari
Based on the slides from Professor Tim Cheng
Timing Parameters for Combinational Logic
Physically implemented combinational circuits (NAND or NOR gates for example)
exhibit certain timing characteristics.
A “0” or “1” applied at the input to a combinational circuit does not result in an
instantaneous change at the output because of various electrical constraints. Input-to-
output delay in combinational circuits can be expressed with two parameters, propagation
delay, tpd, and contamination delay, tcd.
Propagation delay (tpd): The amount of time needed for a change in a logic input to
result in a permanent change at an output, that is, the combinational logic will not show
any further output changes in response to an input change after time tpd units.
Contamination delay (tcd): The amount of time needed for a change in a logic input to
result in an initial change at an output, that is, the combinational logic is guaranteed not
to show any output change in response to an input change before tcd time units have
passed.
Combinational propagation delays are additive and so the propagation delay of a larger
combinational circuit can be determined by adding the propagation delays of each of the
circuit components along the longest path. In contrast, finding the contamination delay
of the circuit requires identifying the shortest path of contamination delays from input to
output and adding the delay values along this path.
Timing Parameters for Sequential Logic
When sequential circuits are physically implemented they exhibit certain timing
characteristics that unlike combinational circuits, are specified in relation to the clock
input.
2
Latch vs. Flip-Flop
A latch is level-sensitive while a flip-flop is edge triggered. A latch stores when the clock
level is low and is transparent when the level is high. A flip-flop stores when the clock
rises and is mostly never transparent. Since flip-flops only change value in response to a
change in the clock value, timing parameters can be specified in relation to the rising (for
positive edge-triggered) or falling (for negative-edge triggered) clock edge.
The following parameters specify sequential circuit behavior. Note that these are all for
positive edge-triggered flip-flops unless otherwise specified, but are easily applied to
negative edge triggered flip-flops as well.
Propagation delay (tclk−q): The amount of time needed for a change in the flip-flop clock
input D to result in a change at the flip-flop output Q. When the clock edge arrives, the D
input value is transferred to output Q. After time tclk−q the output is guaranteed not to
change value again until another clock edge trigger arrives.
Contamination delay (tcd): This value indicates the amount of time needed for a change
in the flip-flop clock input to result in the initial change at the flip-flop output Q. The
output of the flip-flop maintains its initial value until time tcd has passed and is
guaranteed not to show any output change in response to an input change until after tcd
has passed.
Note: delays can be different for both rising and falling transitions.
Setup time (tsu): The amount of time before the clock edge that data input D must be
stable the rising clock edge arrives.
Hold time (thold): This indicates the amount of time after the clock edge arrives that data
input D must be held stable in order for the flip-flop to latch the correct value. Hold time
is always measured from the rising clock edge (for positive edge-triggered) to a point
after the clock edge.
3
Setup and hold times are restrictions that a flip-flop places on combinational or
sequential circuitry that drives a flip-flop D input. The circuit has to be designed so the D
input signal arrives at least tsu time units before the clock edge and does not change until
at least thold time units after the clock edge. If either of these restrictions is violated for
any of the flip-flops in the circuit, the circuit will not operate correctly. These restrictions
limit the maximum clock frequency at which the circuit can operate.
Determining the Maximum Clock Frequency for a Sequential Circuit
Most digital circuits contain both combinational components (gates, muxes, adders, etc.)
and sequential components (flip-flops). These components can be combined to form
sequential circuits that perform computation and store results. By using combinational
and sequential component parameters, it is possible to determine the maximum clock
frequency at which a circuit will operate and generate correct results. This analysis can
best be examined through use of an example.
Example 1: For the circuit shown below, assume the delay through the register (tclk-q) is
0.6ns and the delay through each logic block is indicated inside the box. Assume that the
positive edge-triggered registers have a set-up time tsu of 0.4ns. What is the minimum
clock period?
The first step is model the given circuit so that the datapath between flip-flops are characterized
by the longest and shortest combinational delays between the flip-flops.
direction of clock
4
Let Tclk be the clock period. Then,
Tclk ≥ tclk-q (register) + tpd logic (longest) + tsu (destination register)
Tclk ≥ 0.6 ns + 8 ns + 0.4 ns
Tclk ≥ 9 ns
Delay Modeling
Gate propagation delay (tPHL and tPLH): Gate propagation delay is measured from 50%
input to 50% of the output. tPHL is measured from 50% of the rising edge of the input
voltage to 50% of the rising edge of the output voltage. Similarly, tPLH is measured from
50% of the falling edge of the input voltage to 50% of the falling edge of the output
voltage.
Interconnect Delay: This is delay caused by wires. Interconnect introduces three types
of parasitic effects – capacitive, resistive, and inductive – all of which influence signal
integrity and degrade the performance of the circuit. After the signal frequencies of our
interests (up to several GHz), we can ignore the effects of inductance of interconnect.
When gate G1 drives gate G2, we can model the circuit as the one showing below in the
right-hand side figure where Rout is the output resistance of G1, Rin and Cin are the
interconnect resistance and capacitance, and CL is the input capacitance of G2.
This model can be further
simplified as the one shown in the
right. Now if Vin (i.e. output of G1)
switches from 0V to VDD, the
waveform at Vout (i.e. input of G2)
can be expressed as:
Vout = VDD (1- e-t/RC
)
Vin Vout
(output
of G1)
(input
of G2)R= Rout+Rint
C=Cin+CL
5
Definition: Rise time (Fall time) - The time it takes for a waveform to rise from 10% to
90% (90% to 10%) of its steady state value – as illustrated below.
The time for the waveform Vout = VDD (1- e-t/RC
) to rise from 0.1VDD from 0.9VDD can be
easily calculated:
Note that the rise time is linearly proportional to the product of (Rout+Rin) and (Cin+CL).
So, if the interconnect is long, Rin and Cin will be large, and, in turn, the rise time will be
long. Similarly, if a gate drives a large number of gates, the rise time will be long too as
CL, which is proportional to the number of driven gates, is large.
Clock Trees
If the number of flip-flops driven by the clock line is large, the clock rise time (also
called slew rate) will be unacceptably long. The solution to this problem is to use a clock
power up tree which means adding buffers into the clock tree.
When designing a clock distribution network, the absolute delay from a central clock
source to the clock elements is irrelevant, only the relative phase between two clock
elements is important.
When designing clock trees in this way, first determine the number of levels your clock
tree can have. This will depend on the total number of flip-flops in the circuit and the
number of fan outs (to flip-flops or buffers) that you are limited to. See the examples in
the lecture slides.
VOL
VOH
Rise time
VOL
VOH
Fall time
90%
10%
90%
10%
Rise Time ~= 2.2 * R * C
6
Clock Skew and Clock Jitter
Clock Skew (δ): The spatial variation in arrival time of a clock transition is known as
clock skew. The clock skew between two points j and k is given by tj – tk, where tj – tk are
the rising edge of the clock with respect to the reference. Clock skew is constant from
cycle to cycle and does not cause clock period variation, but only phase shift.
Clock skew might cause the race problem – illustrated in the lecture slides.
Clock Jitter: Clock jitter refers to the temporal variation of the clock period, that is, the
clock period can expand or reduce on a cycle-by-cycle basis.
Variation of the pulse width is important for level sensitive clocking.
Positive and Negative Clock Skew
Positive Skew: Clock and data flow in the same direction.
Minimum cycle time: Tclk + δ ≥ tclk-q + CriticalPathDelay+ tsu
7
This means that clock skew has the potential to improve the performance of the circuit
(minimum required clock period reduces!). However, increasing clock skew makes the
circuit more susceptible to race conditions.
Negative Skew: Clock and data flow in opposite directions
Note: Receiving edge arrives before the launching edge
On one hand, negative skew adversely impacts the performance (increase the clock
period). On the other hand, negative skew implies that the system never has the race
problem (since receiving edge happens before).
Summary for Clock Skew
Minimum Clock Period (Tclk)
Worst case is when receiving edge arrives earl, i.e. negative δ. )
Tclk + δ >= tclk-q + CriticalPathDelay+ tsu
8
Race Condition: Hold Time (Thold) constraint
To avoid the race condition, use this equation above to calculate the maximum allowable
positive or negative clock skew.
Worst case is when receiving edge arrives late, which results in race between data and
clock.
Example 2: Assume tclk-q is 0.6ns, tsu is 0.4ns, and thold is 0.5ns.
The first step once again is to re-model the circuit:
direction of clock
δ < tclk-q + tpd logic (shortest path) - thold
9
(a) Determine the minimum clock period assuming a positive clock skew: δ = (tθ’ -
tθ) = 1ns.
Redraw the circuit to reflect this positive skew. If the clock is in the same
direction as the data then (tpd logic–δ) is the “effective” delay and if the clock is in
the opposite direction, then (tpd logic + δ) is the “effective” delay.
With the new “effective” delay, we can now calculate the clock period in the way
as no skew exists. The critical path has now 7ns. Then,
Tclk ≥ tclk-q (source register) + tpd logic (longest) + tsu (destination register)
Tclk ≥ 0.6 ns + 7 ns + 0.4 ns
Tclk ≥ 8 ns
(b) Repeat part (a), factoring in a positive clock skew: δ = 3.
Here, the critical path is now 8ns. So,
Tclk ≥ tclk-q (source register) + tpd logic (longest) + tsu (destination register)
Tclk ≥ 0.6 ns + 8 ns + 0.4 ns
Tclk ≥ 9 ns
(c) Repeat part (a), factoring in a negative clock skew: δ = -2ns.
10
The critical path is now 10ns.
Tclk ≥ tclk-q (source register) + tpd logic (longest) + tsu (destination register)
Tclk ≥ 0.6 ns + 10 ns + 0.4 ns
Tclk ≥ 11 ns
(d) Derive the maximum positive clock skew (i.e. tθ’ > tθ) that can be tolerated
before the circuit fails.
direction of clock
The original circuit is shown above. To determine the maximum (or minimum)
clock skews, you need to use the hold time constraint so that race conditions do
not occur.
tclk-q + tpd logic (shortest) > thold + δ [tpd logic (shortest) in direction of clock]
δ < 0.6 ns + 4 ns – 0.5ns
δ < 4.1ns
(e) Derive the maximum negative clock skew (i.e. tθ’ < tθ) that can be tolerated
before the circuit fails.
tclk-q + tpd logic (shortest) > thold + δ [tpd logic (shortest) in opposite clock direction ]
δ < 0.6 ns + 5 ns – 0.5 ns
δ < 5.1 ns
References
J. M. Rabaey, A. Chandrakasan, B. Nikolic, “Digital Integrated Circuits, A Design
Perspective (2nd
Edition),” Prentice Hall, Electronics and VLSI Series.

Más contenido relacionado

La actualidad más candente

Computer network
Computer networkComputer network
Computer networkDeepikaT13
 
Digital logic circuit
Digital logic circuitDigital logic circuit
Digital logic circuitAbdul Mutal
 
Flip flops, counters &amp; registers
Flip flops, counters &amp; registersFlip flops, counters &amp; registers
Flip flops, counters &amp; registersDharit Unadkat
 
System Block Diagram 2-9-16
System Block Diagram 2-9-16System Block Diagram 2-9-16
System Block Diagram 2-9-16Brendan Moon
 
Sequential circuit
Sequential circuitSequential circuit
Sequential circuitBrenda Debra
 
Introduction to pll
Introduction to pllIntroduction to pll
Introduction to pllsartaj ahmed
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsFYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsArti Parab Academics
 
Understanding Flip Flops
Understanding Flip FlopsUnderstanding Flip Flops
Understanding Flip Flopsgavhays
 
Phase locked loop
Phase locked loop Phase locked loop
Phase locked loop imengineer
 
V/F control of Induction Motor - Variable voltage and Variable frequency
V/F control of Induction Motor - Variable voltage and Variable frequencyV/F control of Induction Motor - Variable voltage and Variable frequency
V/F control of Induction Motor - Variable voltage and Variable frequencyCitharthan Durairaj
 
Voltage control of Induction Motor
Voltage control of Induction MotorVoltage control of Induction Motor
Voltage control of Induction MotorCitharthan Durairaj
 
Latch and flip flop
Latch and flip flopLatch and flip flop
Latch and flip flopGargiKhanna1
 
Sequential logic circuits flip-flop pt 1
Sequential logic circuits   flip-flop pt 1Sequential logic circuits   flip-flop pt 1
Sequential logic circuits flip-flop pt 1Sarah Sue Calbio
 

La actualidad más candente (20)

Phase locked loop
Phase locked loopPhase locked loop
Phase locked loop
 
Computer network
Computer networkComputer network
Computer network
 
Johnson counter
Johnson counterJohnson counter
Johnson counter
 
PHASE LOCK LOOPs
PHASE LOCK LOOPsPHASE LOCK LOOPs
PHASE LOCK LOOPs
 
Digital logic circuit
Digital logic circuitDigital logic circuit
Digital logic circuit
 
Flip flops, counters &amp; registers
Flip flops, counters &amp; registersFlip flops, counters &amp; registers
Flip flops, counters &amp; registers
 
System Block Diagram 2-9-16
System Block Diagram 2-9-16System Block Diagram 2-9-16
System Block Diagram 2-9-16
 
4 bit Binary counter
4 bit Binary counter4 bit Binary counter
4 bit Binary counter
 
Sequential circuit
Sequential circuitSequential circuit
Sequential circuit
 
Introduction to pll
Introduction to pllIntroduction to pll
Introduction to pll
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsFYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
 
Understanding Flip Flops
Understanding Flip FlopsUnderstanding Flip Flops
Understanding Flip Flops
 
Phase locked loop
Phase locked loop Phase locked loop
Phase locked loop
 
V/F control of Induction Motor - Variable voltage and Variable frequency
V/F control of Induction Motor - Variable voltage and Variable frequencyV/F control of Induction Motor - Variable voltage and Variable frequency
V/F control of Induction Motor - Variable voltage and Variable frequency
 
Johnson Counter
Johnson CounterJohnson Counter
Johnson Counter
 
Voltage control of Induction Motor
Voltage control of Induction MotorVoltage control of Induction Motor
Voltage control of Induction Motor
 
Lecture17
Lecture17Lecture17
Lecture17
 
Latch and flip flop
Latch and flip flopLatch and flip flop
Latch and flip flop
 
Sequential logic circuits flip-flop pt 1
Sequential logic circuits   flip-flop pt 1Sequential logic circuits   flip-flop pt 1
Sequential logic circuits flip-flop pt 1
 
Group 9 flip flops
Group 9 flip flopsGroup 9 flip flops
Group 9 flip flops
 

Destacado

Presentation - Grading NJ's Great Swamp 9-19-2015
Presentation - Grading NJ's Great Swamp 9-19-2015Presentation - Grading NJ's Great Swamp 9-19-2015
Presentation - Grading NJ's Great Swamp 9-19-2015Laura Kelm
 
Is uw bedrijf mee met de sociale media?
Is uw bedrijf mee met de sociale media? Is uw bedrijf mee met de sociale media?
Is uw bedrijf mee met de sociale media? Hugo Conderaerts
 
Estructuras de Celulas
Estructuras de CelulasEstructuras de Celulas
Estructuras de CelulasMarcelozalazar
 
факторы
факторыфакторы
факторыVikarg
 
Across the Watershed Spring 2016 - LB bacteria article
Across the Watershed Spring 2016 - LB bacteria articleAcross the Watershed Spring 2016 - LB bacteria article
Across the Watershed Spring 2016 - LB bacteria articleLaura Kelm
 
σεξουαλικότητα και αναπηρία
σεξουαλικότητα και αναπηρίασεξουαλικότητα και αναπηρία
σεξουαλικότητα και αναπηρίαNiko Robin
 
Sales & Marketing
Sales & MarketingSales & Marketing
Sales & Marketinggurjeet7229
 
Traffic sign board ad spots in anna nagar by boa
Traffic sign board ad spots in anna nagar by boaTraffic sign board ad spots in anna nagar by boa
Traffic sign board ad spots in anna nagar by boaBrand on Anything
 
Third Party Compliance: Issues and Strategies to Mitigate Corruption Related ...
Third Party Compliance: Issues and Strategies to Mitigate Corruption Related ...Third Party Compliance: Issues and Strategies to Mitigate Corruption Related ...
Third Party Compliance: Issues and Strategies to Mitigate Corruption Related ...Dan Reynolds, CPA, CFE, CAMS
 
Computer structurepowerpoint
Computer structurepowerpointComputer structurepowerpoint
Computer structurepowerpointhamid ali
 
Siamo Nati Per Camminare 2016
Siamo Nati Per Camminare 2016Siamo Nati Per Camminare 2016
Siamo Nati Per Camminare 2016Augusto Pirovano
 
WaterQualityReportCard1215152
WaterQualityReportCard1215152WaterQualityReportCard1215152
WaterQualityReportCard1215152Laura Kelm
 
Analog and digital communicaitons
Analog and digital communicaitonsAnalog and digital communicaitons
Analog and digital communicaitonshamid ali
 

Destacado (15)

Presentation - Grading NJ's Great Swamp 9-19-2015
Presentation - Grading NJ's Great Swamp 9-19-2015Presentation - Grading NJ's Great Swamp 9-19-2015
Presentation - Grading NJ's Great Swamp 9-19-2015
 
Is uw bedrijf mee met de sociale media?
Is uw bedrijf mee met de sociale media? Is uw bedrijf mee met de sociale media?
Is uw bedrijf mee met de sociale media?
 
Estructuras de Celulas
Estructuras de CelulasEstructuras de Celulas
Estructuras de Celulas
 
факторы
факторыфакторы
факторы
 
Across the Watershed Spring 2016 - LB bacteria article
Across the Watershed Spring 2016 - LB bacteria articleAcross the Watershed Spring 2016 - LB bacteria article
Across the Watershed Spring 2016 - LB bacteria article
 
σεξουαλικότητα και αναπηρία
σεξουαλικότητα και αναπηρίασεξουαλικότητα και αναπηρία
σεξουαλικότητα και αναπηρία
 
Sales & Marketing
Sales & MarketingSales & Marketing
Sales & Marketing
 
Macam macam roll film
Macam macam roll filmMacam macam roll film
Macam macam roll film
 
Traffic sign board ad spots in anna nagar by boa
Traffic sign board ad spots in anna nagar by boaTraffic sign board ad spots in anna nagar by boa
Traffic sign board ad spots in anna nagar by boa
 
Brandonanything catalogue
Brandonanything catalogueBrandonanything catalogue
Brandonanything catalogue
 
Third Party Compliance: Issues and Strategies to Mitigate Corruption Related ...
Third Party Compliance: Issues and Strategies to Mitigate Corruption Related ...Third Party Compliance: Issues and Strategies to Mitigate Corruption Related ...
Third Party Compliance: Issues and Strategies to Mitigate Corruption Related ...
 
Computer structurepowerpoint
Computer structurepowerpointComputer structurepowerpoint
Computer structurepowerpoint
 
Siamo Nati Per Camminare 2016
Siamo Nati Per Camminare 2016Siamo Nati Per Camminare 2016
Siamo Nati Per Camminare 2016
 
WaterQualityReportCard1215152
WaterQualityReportCard1215152WaterQualityReportCard1215152
WaterQualityReportCard1215152
 
Analog and digital communicaitons
Analog and digital communicaitonsAnalog and digital communicaitons
Analog and digital communicaitons
 

Similar a Timing notes 2006

Te442 lecture02-2016-14-4-2016-1
Te442 lecture02-2016-14-4-2016-1Te442 lecture02-2016-14-4-2016-1
Te442 lecture02-2016-14-4-2016-1colman mboya
 
Clock distribution in high speed board
Clock distribution in high speed boardClock distribution in high speed board
Clock distribution in high speed boardPankaj Khodifad
 
Contamination delay
Contamination delayContamination delay
Contamination delayNima Afraz
 
Digital Electronics-ppt.pptx
Digital Electronics-ppt.pptxDigital Electronics-ppt.pptx
Digital Electronics-ppt.pptxGopinathD17
 
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORDESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORVLSICS Design
 
SCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTION
SCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTIONSCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTION
SCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTIONcscpconf
 
Clock Generator/Jitter Cleaner with Integrated VCOs
Clock Generator/Jitter Cleaner with Integrated VCOsClock Generator/Jitter Cleaner with Integrated VCOs
Clock Generator/Jitter Cleaner with Integrated VCOsPremier Farnell
 
Special Devices
Special DevicesSpecial Devices
Special DevicesDr.YNM
 
VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit designtamil arasan
 
Segmented Timing Arc Gate Delay Modelling Method with Timing Anchor PVT
Segmented Timing Arc Gate Delay Modelling Method with Timing Anchor PVTSegmented Timing Arc Gate Delay Modelling Method with Timing Anchor PVT
Segmented Timing Arc Gate Delay Modelling Method with Timing Anchor PVTByungha Joo
 
PLC: Controladores Lógicos Programables
PLC: Controladores Lógicos ProgramablesPLC: Controladores Lógicos Programables
PLC: Controladores Lógicos ProgramablesSANTIAGO PABLO ALBERTO
 
Si Intro(100413)
Si Intro(100413)Si Intro(100413)
Si Intro(100413)imsong
 
Pipelining approach
Pipelining approachPipelining approach
Pipelining approachGopinathD17
 
Library Characterization Flow
Library Characterization FlowLibrary Characterization Flow
Library Characterization FlowSatish Grandhi
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & MohammadKaveh Dehno
 
Cse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notesCse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notesOmprakash BV
 

Similar a Timing notes 2006 (20)

Te442 lecture02-2016-14-4-2016-1
Te442 lecture02-2016-14-4-2016-1Te442 lecture02-2016-14-4-2016-1
Te442 lecture02-2016-14-4-2016-1
 
Timing analysis
Timing analysisTiming analysis
Timing analysis
 
Clock distribution in high speed board
Clock distribution in high speed boardClock distribution in high speed board
Clock distribution in high speed board
 
Contamination delay
Contamination delayContamination delay
Contamination delay
 
How to time logic
How to time logicHow to time logic
How to time logic
 
Digital Electronics-ppt.pptx
Digital Electronics-ppt.pptxDigital Electronics-ppt.pptx
Digital Electronics-ppt.pptx
 
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORDESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
 
SCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTION
SCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTIONSCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTION
SCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTION
 
Clock Generator/Jitter Cleaner with Integrated VCOs
Clock Generator/Jitter Cleaner with Integrated VCOsClock Generator/Jitter Cleaner with Integrated VCOs
Clock Generator/Jitter Cleaner with Integrated VCOs
 
Special Devices
Special DevicesSpecial Devices
Special Devices
 
file (1).ppt
file (1).pptfile (1).ppt
file (1).ppt
 
VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
 
Segmented Timing Arc Gate Delay Modelling Method with Timing Anchor PVT
Segmented Timing Arc Gate Delay Modelling Method with Timing Anchor PVTSegmented Timing Arc Gate Delay Modelling Method with Timing Anchor PVT
Segmented Timing Arc Gate Delay Modelling Method with Timing Anchor PVT
 
PLC: Controladores Lógicos Programables
PLC: Controladores Lógicos ProgramablesPLC: Controladores Lógicos Programables
PLC: Controladores Lógicos Programables
 
Servo 2.0
Servo 2.0Servo 2.0
Servo 2.0
 
Si Intro(100413)
Si Intro(100413)Si Intro(100413)
Si Intro(100413)
 
Pipelining approach
Pipelining approachPipelining approach
Pipelining approach
 
Library Characterization Flow
Library Characterization FlowLibrary Characterization Flow
Library Characterization Flow
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & Mohammad
 
Cse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notesCse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notes
 

Último

Education and training program in the hospital APR.pptx
Education and training program in the hospital APR.pptxEducation and training program in the hospital APR.pptx
Education and training program in the hospital APR.pptxraviapr7
 
How to Send Emails From Odoo 17 Using Code
How to Send Emails From Odoo 17 Using CodeHow to Send Emails From Odoo 17 Using Code
How to Send Emails From Odoo 17 Using CodeCeline George
 
How to Add Existing Field in One2Many Tree View in Odoo 17
How to Add Existing Field in One2Many Tree View in Odoo 17How to Add Existing Field in One2Many Tree View in Odoo 17
How to Add Existing Field in One2Many Tree View in Odoo 17Celine George
 
How to Create a Toggle Button in Odoo 17
How to Create a Toggle Button in Odoo 17How to Create a Toggle Button in Odoo 17
How to Create a Toggle Button in Odoo 17Celine George
 
A gentle introduction to Artificial Intelligence
A gentle introduction to Artificial IntelligenceA gentle introduction to Artificial Intelligence
A gentle introduction to Artificial IntelligenceApostolos Syropoulos
 
How to Manage Cross-Selling in Odoo 17 Sales
How to Manage Cross-Selling in Odoo 17 SalesHow to Manage Cross-Selling in Odoo 17 Sales
How to Manage Cross-Selling in Odoo 17 SalesCeline George
 
Clinical Pharmacy Introduction to Clinical Pharmacy, Concept of clinical pptx
Clinical Pharmacy  Introduction to Clinical Pharmacy, Concept of clinical pptxClinical Pharmacy  Introduction to Clinical Pharmacy, Concept of clinical pptx
Clinical Pharmacy Introduction to Clinical Pharmacy, Concept of clinical pptxraviapr7
 
Department of Health Compounder Question ‍Solution 2022.pdf
Department of Health Compounder Question ‍Solution 2022.pdfDepartment of Health Compounder Question ‍Solution 2022.pdf
Department of Health Compounder Question ‍Solution 2022.pdfMohonDas
 
AUDIENCE THEORY -- FANDOM -- JENKINS.pptx
AUDIENCE THEORY -- FANDOM -- JENKINS.pptxAUDIENCE THEORY -- FANDOM -- JENKINS.pptx
AUDIENCE THEORY -- FANDOM -- JENKINS.pptxiammrhaywood
 
Optical Fibre and It's Applications.pptx
Optical Fibre and It's Applications.pptxOptical Fibre and It's Applications.pptx
Optical Fibre and It's Applications.pptxPurva Nikam
 
CHUYÊN ĐỀ DẠY THÊM TIẾNG ANH LỚP 11 - GLOBAL SUCCESS - NĂM HỌC 2023-2024 - HK...
CHUYÊN ĐỀ DẠY THÊM TIẾNG ANH LỚP 11 - GLOBAL SUCCESS - NĂM HỌC 2023-2024 - HK...CHUYÊN ĐỀ DẠY THÊM TIẾNG ANH LỚP 11 - GLOBAL SUCCESS - NĂM HỌC 2023-2024 - HK...
CHUYÊN ĐỀ DẠY THÊM TIẾNG ANH LỚP 11 - GLOBAL SUCCESS - NĂM HỌC 2023-2024 - HK...Nguyen Thanh Tu Collection
 
Patient Counselling. Definition of patient counseling; steps involved in pati...
Patient Counselling. Definition of patient counseling; steps involved in pati...Patient Counselling. Definition of patient counseling; steps involved in pati...
Patient Counselling. Definition of patient counseling; steps involved in pati...raviapr7
 
5 charts on South Africa as a source country for international student recrui...
5 charts on South Africa as a source country for international student recrui...5 charts on South Africa as a source country for international student recrui...
5 charts on South Africa as a source country for international student recrui...CaraSkikne1
 
In - Vivo and In - Vitro Correlation.pptx
In - Vivo and In - Vitro Correlation.pptxIn - Vivo and In - Vitro Correlation.pptx
In - Vivo and In - Vitro Correlation.pptxAditiChauhan701637
 
2024.03.23 What do successful readers do - Sandy Millin for PARK.pptx
2024.03.23 What do successful readers do - Sandy Millin for PARK.pptx2024.03.23 What do successful readers do - Sandy Millin for PARK.pptx
2024.03.23 What do successful readers do - Sandy Millin for PARK.pptxSandy Millin
 
Diploma in Nursing Admission Test Question Solution 2023.pdf
Diploma in Nursing Admission Test Question Solution 2023.pdfDiploma in Nursing Admission Test Question Solution 2023.pdf
Diploma in Nursing Admission Test Question Solution 2023.pdfMohonDas
 
How to Show Error_Warning Messages in Odoo 17
How to Show Error_Warning Messages in Odoo 17How to Show Error_Warning Messages in Odoo 17
How to Show Error_Warning Messages in Odoo 17Celine George
 
The Stolen Bacillus by Herbert George Wells
The Stolen Bacillus by Herbert George WellsThe Stolen Bacillus by Herbert George Wells
The Stolen Bacillus by Herbert George WellsEugene Lysak
 
Protein Structure - threading Protein modelling pptx
Protein Structure - threading Protein modelling pptxProtein Structure - threading Protein modelling pptx
Protein Structure - threading Protein modelling pptxvidhisharma994099
 

Último (20)

Education and training program in the hospital APR.pptx
Education and training program in the hospital APR.pptxEducation and training program in the hospital APR.pptx
Education and training program in the hospital APR.pptx
 
How to Send Emails From Odoo 17 Using Code
How to Send Emails From Odoo 17 Using CodeHow to Send Emails From Odoo 17 Using Code
How to Send Emails From Odoo 17 Using Code
 
How to Add Existing Field in One2Many Tree View in Odoo 17
How to Add Existing Field in One2Many Tree View in Odoo 17How to Add Existing Field in One2Many Tree View in Odoo 17
How to Add Existing Field in One2Many Tree View in Odoo 17
 
How to Create a Toggle Button in Odoo 17
How to Create a Toggle Button in Odoo 17How to Create a Toggle Button in Odoo 17
How to Create a Toggle Button in Odoo 17
 
A gentle introduction to Artificial Intelligence
A gentle introduction to Artificial IntelligenceA gentle introduction to Artificial Intelligence
A gentle introduction to Artificial Intelligence
 
How to Manage Cross-Selling in Odoo 17 Sales
How to Manage Cross-Selling in Odoo 17 SalesHow to Manage Cross-Selling in Odoo 17 Sales
How to Manage Cross-Selling in Odoo 17 Sales
 
Clinical Pharmacy Introduction to Clinical Pharmacy, Concept of clinical pptx
Clinical Pharmacy  Introduction to Clinical Pharmacy, Concept of clinical pptxClinical Pharmacy  Introduction to Clinical Pharmacy, Concept of clinical pptx
Clinical Pharmacy Introduction to Clinical Pharmacy, Concept of clinical pptx
 
Department of Health Compounder Question ‍Solution 2022.pdf
Department of Health Compounder Question ‍Solution 2022.pdfDepartment of Health Compounder Question ‍Solution 2022.pdf
Department of Health Compounder Question ‍Solution 2022.pdf
 
AUDIENCE THEORY -- FANDOM -- JENKINS.pptx
AUDIENCE THEORY -- FANDOM -- JENKINS.pptxAUDIENCE THEORY -- FANDOM -- JENKINS.pptx
AUDIENCE THEORY -- FANDOM -- JENKINS.pptx
 
Optical Fibre and It's Applications.pptx
Optical Fibre and It's Applications.pptxOptical Fibre and It's Applications.pptx
Optical Fibre and It's Applications.pptx
 
CHUYÊN ĐỀ DẠY THÊM TIẾNG ANH LỚP 11 - GLOBAL SUCCESS - NĂM HỌC 2023-2024 - HK...
CHUYÊN ĐỀ DẠY THÊM TIẾNG ANH LỚP 11 - GLOBAL SUCCESS - NĂM HỌC 2023-2024 - HK...CHUYÊN ĐỀ DẠY THÊM TIẾNG ANH LỚP 11 - GLOBAL SUCCESS - NĂM HỌC 2023-2024 - HK...
CHUYÊN ĐỀ DẠY THÊM TIẾNG ANH LỚP 11 - GLOBAL SUCCESS - NĂM HỌC 2023-2024 - HK...
 
Patient Counselling. Definition of patient counseling; steps involved in pati...
Patient Counselling. Definition of patient counseling; steps involved in pati...Patient Counselling. Definition of patient counseling; steps involved in pati...
Patient Counselling. Definition of patient counseling; steps involved in pati...
 
5 charts on South Africa as a source country for international student recrui...
5 charts on South Africa as a source country for international student recrui...5 charts on South Africa as a source country for international student recrui...
5 charts on South Africa as a source country for international student recrui...
 
In - Vivo and In - Vitro Correlation.pptx
In - Vivo and In - Vitro Correlation.pptxIn - Vivo and In - Vitro Correlation.pptx
In - Vivo and In - Vitro Correlation.pptx
 
2024.03.23 What do successful readers do - Sandy Millin for PARK.pptx
2024.03.23 What do successful readers do - Sandy Millin for PARK.pptx2024.03.23 What do successful readers do - Sandy Millin for PARK.pptx
2024.03.23 What do successful readers do - Sandy Millin for PARK.pptx
 
Diploma in Nursing Admission Test Question Solution 2023.pdf
Diploma in Nursing Admission Test Question Solution 2023.pdfDiploma in Nursing Admission Test Question Solution 2023.pdf
Diploma in Nursing Admission Test Question Solution 2023.pdf
 
How to Show Error_Warning Messages in Odoo 17
How to Show Error_Warning Messages in Odoo 17How to Show Error_Warning Messages in Odoo 17
How to Show Error_Warning Messages in Odoo 17
 
Personal Resilience in Project Management 2 - TV Edit 1a.pdf
Personal Resilience in Project Management 2 - TV Edit 1a.pdfPersonal Resilience in Project Management 2 - TV Edit 1a.pdf
Personal Resilience in Project Management 2 - TV Edit 1a.pdf
 
The Stolen Bacillus by Herbert George Wells
The Stolen Bacillus by Herbert George WellsThe Stolen Bacillus by Herbert George Wells
The Stolen Bacillus by Herbert George Wells
 
Protein Structure - threading Protein modelling pptx
Protein Structure - threading Protein modelling pptxProtein Structure - threading Protein modelling pptx
Protein Structure - threading Protein modelling pptx
 

Timing notes 2006

  • 1. 1 Timing and Clocking Issues ECE152B Prepared by Roopa Chari Based on the slides from Professor Tim Cheng Timing Parameters for Combinational Logic Physically implemented combinational circuits (NAND or NOR gates for example) exhibit certain timing characteristics. A “0” or “1” applied at the input to a combinational circuit does not result in an instantaneous change at the output because of various electrical constraints. Input-to- output delay in combinational circuits can be expressed with two parameters, propagation delay, tpd, and contamination delay, tcd. Propagation delay (tpd): The amount of time needed for a change in a logic input to result in a permanent change at an output, that is, the combinational logic will not show any further output changes in response to an input change after time tpd units. Contamination delay (tcd): The amount of time needed for a change in a logic input to result in an initial change at an output, that is, the combinational logic is guaranteed not to show any output change in response to an input change before tcd time units have passed. Combinational propagation delays are additive and so the propagation delay of a larger combinational circuit can be determined by adding the propagation delays of each of the circuit components along the longest path. In contrast, finding the contamination delay of the circuit requires identifying the shortest path of contamination delays from input to output and adding the delay values along this path. Timing Parameters for Sequential Logic When sequential circuits are physically implemented they exhibit certain timing characteristics that unlike combinational circuits, are specified in relation to the clock input.
  • 2. 2 Latch vs. Flip-Flop A latch is level-sensitive while a flip-flop is edge triggered. A latch stores when the clock level is low and is transparent when the level is high. A flip-flop stores when the clock rises and is mostly never transparent. Since flip-flops only change value in response to a change in the clock value, timing parameters can be specified in relation to the rising (for positive edge-triggered) or falling (for negative-edge triggered) clock edge. The following parameters specify sequential circuit behavior. Note that these are all for positive edge-triggered flip-flops unless otherwise specified, but are easily applied to negative edge triggered flip-flops as well. Propagation delay (tclk−q): The amount of time needed for a change in the flip-flop clock input D to result in a change at the flip-flop output Q. When the clock edge arrives, the D input value is transferred to output Q. After time tclk−q the output is guaranteed not to change value again until another clock edge trigger arrives. Contamination delay (tcd): This value indicates the amount of time needed for a change in the flip-flop clock input to result in the initial change at the flip-flop output Q. The output of the flip-flop maintains its initial value until time tcd has passed and is guaranteed not to show any output change in response to an input change until after tcd has passed. Note: delays can be different for both rising and falling transitions. Setup time (tsu): The amount of time before the clock edge that data input D must be stable the rising clock edge arrives. Hold time (thold): This indicates the amount of time after the clock edge arrives that data input D must be held stable in order for the flip-flop to latch the correct value. Hold time is always measured from the rising clock edge (for positive edge-triggered) to a point after the clock edge.
  • 3. 3 Setup and hold times are restrictions that a flip-flop places on combinational or sequential circuitry that drives a flip-flop D input. The circuit has to be designed so the D input signal arrives at least tsu time units before the clock edge and does not change until at least thold time units after the clock edge. If either of these restrictions is violated for any of the flip-flops in the circuit, the circuit will not operate correctly. These restrictions limit the maximum clock frequency at which the circuit can operate. Determining the Maximum Clock Frequency for a Sequential Circuit Most digital circuits contain both combinational components (gates, muxes, adders, etc.) and sequential components (flip-flops). These components can be combined to form sequential circuits that perform computation and store results. By using combinational and sequential component parameters, it is possible to determine the maximum clock frequency at which a circuit will operate and generate correct results. This analysis can best be examined through use of an example. Example 1: For the circuit shown below, assume the delay through the register (tclk-q) is 0.6ns and the delay through each logic block is indicated inside the box. Assume that the positive edge-triggered registers have a set-up time tsu of 0.4ns. What is the minimum clock period? The first step is model the given circuit so that the datapath between flip-flops are characterized by the longest and shortest combinational delays between the flip-flops. direction of clock
  • 4. 4 Let Tclk be the clock period. Then, Tclk ≥ tclk-q (register) + tpd logic (longest) + tsu (destination register) Tclk ≥ 0.6 ns + 8 ns + 0.4 ns Tclk ≥ 9 ns Delay Modeling Gate propagation delay (tPHL and tPLH): Gate propagation delay is measured from 50% input to 50% of the output. tPHL is measured from 50% of the rising edge of the input voltage to 50% of the rising edge of the output voltage. Similarly, tPLH is measured from 50% of the falling edge of the input voltage to 50% of the falling edge of the output voltage. Interconnect Delay: This is delay caused by wires. Interconnect introduces three types of parasitic effects – capacitive, resistive, and inductive – all of which influence signal integrity and degrade the performance of the circuit. After the signal frequencies of our interests (up to several GHz), we can ignore the effects of inductance of interconnect. When gate G1 drives gate G2, we can model the circuit as the one showing below in the right-hand side figure where Rout is the output resistance of G1, Rin and Cin are the interconnect resistance and capacitance, and CL is the input capacitance of G2. This model can be further simplified as the one shown in the right. Now if Vin (i.e. output of G1) switches from 0V to VDD, the waveform at Vout (i.e. input of G2) can be expressed as: Vout = VDD (1- e-t/RC ) Vin Vout (output of G1) (input of G2)R= Rout+Rint C=Cin+CL
  • 5. 5 Definition: Rise time (Fall time) - The time it takes for a waveform to rise from 10% to 90% (90% to 10%) of its steady state value – as illustrated below. The time for the waveform Vout = VDD (1- e-t/RC ) to rise from 0.1VDD from 0.9VDD can be easily calculated: Note that the rise time is linearly proportional to the product of (Rout+Rin) and (Cin+CL). So, if the interconnect is long, Rin and Cin will be large, and, in turn, the rise time will be long. Similarly, if a gate drives a large number of gates, the rise time will be long too as CL, which is proportional to the number of driven gates, is large. Clock Trees If the number of flip-flops driven by the clock line is large, the clock rise time (also called slew rate) will be unacceptably long. The solution to this problem is to use a clock power up tree which means adding buffers into the clock tree. When designing a clock distribution network, the absolute delay from a central clock source to the clock elements is irrelevant, only the relative phase between two clock elements is important. When designing clock trees in this way, first determine the number of levels your clock tree can have. This will depend on the total number of flip-flops in the circuit and the number of fan outs (to flip-flops or buffers) that you are limited to. See the examples in the lecture slides. VOL VOH Rise time VOL VOH Fall time 90% 10% 90% 10% Rise Time ~= 2.2 * R * C
  • 6. 6 Clock Skew and Clock Jitter Clock Skew (δ): The spatial variation in arrival time of a clock transition is known as clock skew. The clock skew between two points j and k is given by tj – tk, where tj – tk are the rising edge of the clock with respect to the reference. Clock skew is constant from cycle to cycle and does not cause clock period variation, but only phase shift. Clock skew might cause the race problem – illustrated in the lecture slides. Clock Jitter: Clock jitter refers to the temporal variation of the clock period, that is, the clock period can expand or reduce on a cycle-by-cycle basis. Variation of the pulse width is important for level sensitive clocking. Positive and Negative Clock Skew Positive Skew: Clock and data flow in the same direction. Minimum cycle time: Tclk + δ ≥ tclk-q + CriticalPathDelay+ tsu
  • 7. 7 This means that clock skew has the potential to improve the performance of the circuit (minimum required clock period reduces!). However, increasing clock skew makes the circuit more susceptible to race conditions. Negative Skew: Clock and data flow in opposite directions Note: Receiving edge arrives before the launching edge On one hand, negative skew adversely impacts the performance (increase the clock period). On the other hand, negative skew implies that the system never has the race problem (since receiving edge happens before). Summary for Clock Skew Minimum Clock Period (Tclk) Worst case is when receiving edge arrives earl, i.e. negative δ. ) Tclk + δ >= tclk-q + CriticalPathDelay+ tsu
  • 8. 8 Race Condition: Hold Time (Thold) constraint To avoid the race condition, use this equation above to calculate the maximum allowable positive or negative clock skew. Worst case is when receiving edge arrives late, which results in race between data and clock. Example 2: Assume tclk-q is 0.6ns, tsu is 0.4ns, and thold is 0.5ns. The first step once again is to re-model the circuit: direction of clock δ < tclk-q + tpd logic (shortest path) - thold
  • 9. 9 (a) Determine the minimum clock period assuming a positive clock skew: δ = (tθ’ - tθ) = 1ns. Redraw the circuit to reflect this positive skew. If the clock is in the same direction as the data then (tpd logic–δ) is the “effective” delay and if the clock is in the opposite direction, then (tpd logic + δ) is the “effective” delay. With the new “effective” delay, we can now calculate the clock period in the way as no skew exists. The critical path has now 7ns. Then, Tclk ≥ tclk-q (source register) + tpd logic (longest) + tsu (destination register) Tclk ≥ 0.6 ns + 7 ns + 0.4 ns Tclk ≥ 8 ns (b) Repeat part (a), factoring in a positive clock skew: δ = 3. Here, the critical path is now 8ns. So, Tclk ≥ tclk-q (source register) + tpd logic (longest) + tsu (destination register) Tclk ≥ 0.6 ns + 8 ns + 0.4 ns Tclk ≥ 9 ns (c) Repeat part (a), factoring in a negative clock skew: δ = -2ns.
  • 10. 10 The critical path is now 10ns. Tclk ≥ tclk-q (source register) + tpd logic (longest) + tsu (destination register) Tclk ≥ 0.6 ns + 10 ns + 0.4 ns Tclk ≥ 11 ns (d) Derive the maximum positive clock skew (i.e. tθ’ > tθ) that can be tolerated before the circuit fails. direction of clock The original circuit is shown above. To determine the maximum (or minimum) clock skews, you need to use the hold time constraint so that race conditions do not occur. tclk-q + tpd logic (shortest) > thold + δ [tpd logic (shortest) in direction of clock] δ < 0.6 ns + 4 ns – 0.5ns δ < 4.1ns (e) Derive the maximum negative clock skew (i.e. tθ’ < tθ) that can be tolerated before the circuit fails. tclk-q + tpd logic (shortest) > thold + δ [tpd logic (shortest) in opposite clock direction ] δ < 0.6 ns + 5 ns – 0.5 ns δ < 5.1 ns References J. M. Rabaey, A. Chandrakasan, B. Nikolic, “Digital Integrated Circuits, A Design Perspective (2nd Edition),” Prentice Hall, Electronics and VLSI Series.