2. Introduction(PLL)
Phase detector
Phase frequency detector(PFD)
Non ideal effects of PLL
(a)PFD non idealities
(b)Jitter in PLL
Noise in PLL
Application of PLL
March 5, 2013 AMRENDRA PRAKASH 2
3. PHASE LOCK LOOPS(PLL)
A PLL is a feedback system that compares the
output phase with the input phase.
March 5, 2013 AMRENDRA PRAKASH 3
4. The comparison is performed by a phase comparator or
phase detector(PD)
Operates on excess phase of x(t) and y(t).
“Locked” when phase difference between input and
output is constant with time.
The operation of phase detectors is similar to that of
differential amplifier in which difference between the
two inputs, generating a proportional output.
March 5, 2013 AMRENDRA PRAKASH 4
6. Example of phase detector-
Exclusive OR (XOR) gate
March 5, 2013 ANJALI MANJHI 6
7. For periodic signals, it is possible to merge the two loops by
devising a circuit that can detect both phase and frequency
differences called a PFD.
March 5, 2013 ANJALI MANJHI 7
8. (1) PFD non idealities
In practical PFD the delay of the gates creates non-
idealities in the phase input/output characteristic.
The PFD can no longer resolve very small phase errors, and
a dead zone is created.
To solve this problem, extra delay is introduced in the
feedback path of reset signal.
March 5, 2013 ANIL KUMAR PANDIT 8
9. •Dead Zone problem-
1)Due to finite gate delay
2) Introduce large jitter or poor phase noise
March 5, 2013 ANIL KUMAR PANDIT 9