SlideShare a Scribd company logo
1 of 19
   Presented by:-                          Presented to:-
   Amrendra prakash(EC-11)                 Ravitesh Mishra
   Anil kumar pandit(EC-12)                      A.P.
   Anjali manjhi (EC-13)                   BCE Mandideep
   Dayanand kumar(EC-30)
   Madhukar anand (EC-48)



    Time taken-30mins      March 5, 2013                   1
 Introduction(PLL)
 Phase detector
 Phase frequency detector(PFD)
 Non ideal effects of PLL
   (a)PFD non idealities
   (b)Jitter in PLL
 Noise in PLL
 Application of PLL




    March 5, 2013   AMRENDRA PRAKASH   2
PHASE LOCK LOOPS(PLL)

 A PLL is a feedback system that compares the
 output phase with the input phase.




March 5, 2013     AMRENDRA PRAKASH              3
   The comparison is performed by a phase comparator or
    phase detector(PD)
   Operates on excess phase of x(t) and y(t).
   “Locked” when phase difference between input and
    output is constant with time.
   The operation of phase detectors is similar to that of
    differential amplifier in which difference between the
    two inputs, generating a proportional output.




    March 5, 2013      AMRENDRA PRAKASH               4
March 5, 2013   ANJALI MANJHI   5
   Example of phase detector-
    Exclusive OR (XOR) gate




    March 5, 2013         ANJALI MANJHI   6
For periodic signals, it is possible to merge the two loops by
devising a circuit that can detect both phase and frequency
differences called a PFD.




  March 5, 2013        ANJALI MANJHI                  7
(1) PFD non idealities

   In practical PFD the delay of the gates creates non-
    idealities in the phase input/output characteristic.
   The PFD can no longer resolve very small phase errors, and
    a dead zone is created.
   To solve this problem, extra delay is introduced in the
    feedback path of reset signal.




      March 5, 2013          ANIL KUMAR PANDIT         8
•Dead Zone problem-
   1)Due to finite gate delay
   2) Introduce large jitter or poor phase noise




March 5, 2013       ANIL KUMAR PANDIT              9
(2)Jitter in PLL




March 5, 2013      ANIL KUMAR PANDIT   10
March 5, 2013   ANIL KUMAR PANDIT   11
March 5, 2013   ANIL KUMAR PANDIT   12
March 5, 2013   MADHUKAR ANAND   13
March 5, 2013   MADHUKAR ANAND   14
March 5, 2013   MADHUKAR ANAND   15
   Frequency multiplication




    March 5, 2013       DAYANAND KUMAR   16
   Data recovery(Jitter reduction)




    March 5, 2013         DAYANAND KUMAR   17
   Skew reduction




    March 5, 2013    DAYANAND KUMAR   18
March 5, 2013   DAYANAND KUMAR   19

More Related Content

What's hot (20)

Sequential cmos logic circuits
Sequential cmos logic circuitsSequential cmos logic circuits
Sequential cmos logic circuits
 
PHASE LOCK LOOPs
PHASE LOCK LOOPsPHASE LOCK LOOPs
PHASE LOCK LOOPs
 
4. single stage amplifier
4. single stage amplifier4. single stage amplifier
4. single stage amplifier
 
Phase locked loop
Phase locked loopPhase locked loop
Phase locked loop
 
Charged pump plls
Charged pump pllsCharged pump plls
Charged pump plls
 
VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
 
Introduction to FinFET
Introduction to FinFETIntroduction to FinFET
Introduction to FinFET
 
Phase Locked Loop (PLL)
Phase Locked Loop (PLL)Phase Locked Loop (PLL)
Phase Locked Loop (PLL)
 
Vlsi circuit design
Vlsi circuit designVlsi circuit design
Vlsi circuit design
 
Switched capacitor
Switched capacitorSwitched capacitor
Switched capacitor
 
CMOS Logic
CMOS LogicCMOS Logic
CMOS Logic
 
3673 mosfet
3673 mosfet3673 mosfet
3673 mosfet
 
current mirrors
current mirrorscurrent mirrors
current mirrors
 
Eye pattern
Eye patternEye pattern
Eye pattern
 
VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design process
 
WDM Networks
WDM NetworksWDM Networks
WDM Networks
 
Phase-locked Loops - Theory and Design
Phase-locked Loops - Theory and DesignPhase-locked Loops - Theory and Design
Phase-locked Loops - Theory and Design
 
Cmos design
Cmos designCmos design
Cmos design
 
Butterworth filter
Butterworth filterButterworth filter
Butterworth filter
 
Modulation of LED
Modulation of LEDModulation of LED
Modulation of LED
 

More from Rabindranath Tagore University, Bhopal (9)

Datapath subsystem multiplication
Datapath subsystem multiplicationDatapath subsystem multiplication
Datapath subsystem multiplication
 
Flip flo ps
Flip flo psFlip flo ps
Flip flo ps
 
Design and Implementation of an Advanced DMA Controller on AMBA-Based SoC
Design and Implementation of an Advanced DMA Controller on AMBA-Based SoCDesign and Implementation of an Advanced DMA Controller on AMBA-Based SoC
Design and Implementation of an Advanced DMA Controller on AMBA-Based SoC
 
ALGORITHMIC STATE MACHINES
ALGORITHMIC STATE MACHINESALGORITHMIC STATE MACHINES
ALGORITHMIC STATE MACHINES
 
Controllers
ControllersControllers
Controllers
 
Hardware firmware algorithm
Hardware firmware algorithmHardware firmware algorithm
Hardware firmware algorithm
 
Data system designing
Data system designingData system designing
Data system designing
 
ROM
ROMROM
ROM
 
Shifters
ShiftersShifters
Shifters
 

Non ideal effects of pll

  • 1. Presented by:-  Presented to:-  Amrendra prakash(EC-11)  Ravitesh Mishra  Anil kumar pandit(EC-12) A.P.  Anjali manjhi (EC-13) BCE Mandideep  Dayanand kumar(EC-30)  Madhukar anand (EC-48) Time taken-30mins March 5, 2013 1
  • 2.  Introduction(PLL)  Phase detector  Phase frequency detector(PFD)  Non ideal effects of PLL (a)PFD non idealities (b)Jitter in PLL  Noise in PLL  Application of PLL March 5, 2013 AMRENDRA PRAKASH 2
  • 3. PHASE LOCK LOOPS(PLL) A PLL is a feedback system that compares the output phase with the input phase. March 5, 2013 AMRENDRA PRAKASH 3
  • 4. The comparison is performed by a phase comparator or phase detector(PD)  Operates on excess phase of x(t) and y(t).  “Locked” when phase difference between input and output is constant with time.  The operation of phase detectors is similar to that of differential amplifier in which difference between the two inputs, generating a proportional output. March 5, 2013 AMRENDRA PRAKASH 4
  • 5. March 5, 2013 ANJALI MANJHI 5
  • 6. Example of phase detector- Exclusive OR (XOR) gate March 5, 2013 ANJALI MANJHI 6
  • 7. For periodic signals, it is possible to merge the two loops by devising a circuit that can detect both phase and frequency differences called a PFD. March 5, 2013 ANJALI MANJHI 7
  • 8. (1) PFD non idealities  In practical PFD the delay of the gates creates non- idealities in the phase input/output characteristic.  The PFD can no longer resolve very small phase errors, and a dead zone is created.  To solve this problem, extra delay is introduced in the feedback path of reset signal. March 5, 2013 ANIL KUMAR PANDIT 8
  • 9. •Dead Zone problem- 1)Due to finite gate delay 2) Introduce large jitter or poor phase noise March 5, 2013 ANIL KUMAR PANDIT 9
  • 10. (2)Jitter in PLL March 5, 2013 ANIL KUMAR PANDIT 10
  • 11. March 5, 2013 ANIL KUMAR PANDIT 11
  • 12. March 5, 2013 ANIL KUMAR PANDIT 12
  • 13. March 5, 2013 MADHUKAR ANAND 13
  • 14. March 5, 2013 MADHUKAR ANAND 14
  • 15. March 5, 2013 MADHUKAR ANAND 15
  • 16. Frequency multiplication March 5, 2013 DAYANAND KUMAR 16
  • 17. Data recovery(Jitter reduction) March 5, 2013 DAYANAND KUMAR 17
  • 18. Skew reduction March 5, 2013 DAYANAND KUMAR 18
  • 19. March 5, 2013 DAYANAND KUMAR 19