SlideShare a Scribd company logo
1 of 19
Multi-core processor and Multi-channel memory
                  architecture
                (Hybrid System)




                Umair Amjad
         umairamjadawan@gmail.com
Agenda
•   Multi-core processors
•   Multi-channel memory architecture
•   Comparison between single and multi channel memory
•   Conclusion
•   References
Multi-core processors
• A multi-core processor is a single computing component with
  two or more independent actual central processing units
  (called "cores"), which are the units that read and execute
  program instructions.
• The instructions are ordinary CPU instructions such as add,
  move data, and branch, but the multiple cores can run
  multiple instructions at the same time.
• Possible gains are limited by the fraction of the software that
  can be run in parallel simultaneously on multiple cores; this
  effect is described by Amdahl's law.
• In the best case, so-called embarrassingly parallel problems
  may realize speedup factors near the number of cores, or even
  more if the problem is split up enough to fit within each core's
  cache(s), avoiding use of much slower main system memory.
Multi-core processors
• Dual-core processor has two cores
      (AMD Phenom II X2, Intel Core Duo)
• Quad-core processor contains four cores
      (AMD Phenom II X4, Intel's quad-core processors, see i3,
      i5, and i7 at Intel Core).
• Hexa-core processor contains six cores
      (AMD Phenom II X6, Intel Core i7 Extreme Edition 980X)
• Octa-core processor contains eight cores
      (Intel Xeon E7-2820, AMD FX-8150).
Multi-core processors
Multi-channel memory architecture
• Multi-channel memory architecture is a technology that
  increases the transfer speed of data between the DRAM and
  the memory controller by adding more channels of
  communication between them.
• Theoretically this multiplies the data rate by exactly the
  number of channels present.
• Each module is accessed sequentially for smaller bits of data
  rather than completely filling up one module before accessing
  the next one.
• Data is spread amongst the modules in an alternating pattern,
  potentially multiplying available memory bandwidth for the
  same amount of data, as opposed to storing it all on one
  module
Multi-channel memory architecture
• The memory modules are installed into matching banks, which
  are usually color coded on the motherboard.
• A matching pair needs to match in:
1. Capacity (e.g. 1024 MB): the capacity that can be matched is run in dual-
   channel, while the remainder runs in single-channel.
2. Speed (e.g. PC5300). If speed is not the same, the lower speed of the two
   modules will be used. Likewise, the higher latency of the two modules will
   be used.
3. Number of chips and sides (e.g. two sides with four chips on each side).
4. Matching size of rows and columns.
Multi-channel memory architecture
• Channel, you use identical memory sticks in pairs (frequency,
  capacity, of the same brand if possible).
  [A1-A2] and/or [B1-B2]
        A1 = 1st place (slot 1)
        B1 = 2nd place (slot 2)
        A2 = 3rd place (slot 3)
        B2 = 4th place (slot 4)
   [A1-B1] = Group 1 of slots
   [A2-B2] = Group 2 of slots.
Single-channel mode
This mode provides single-channel bandwidth operations and is used when
only one DIMM is installed or when the memory capacities of more than one
DIMM are unequal. When using different speed DIMMs between channels,
the slowest memory timing is also used.
Dual-channel mode
This mode offers higher memory throughput and is enabled when the memory
capacities of both DIMM channels are equal. When using different speed
DIMMs, the slowest memory timing will be used.
To achieve dual-channel mode, the following conditions must be met:
         Same memory size (1 GB, 2 GB, 4 GB, etc.)
         Matched DIMM configuration in each channel
Triple-channel mode
• Triple-channel reduces overall memory latency by accessing the
  DIMM memory sequentially. Data is spread through the memory
  modules in an alternating pattern.
• Three independent memory channels give two possible modes of
  interleaving:
            Triple-channel mode is enabled when
 identical matched memory modules are installed
in each of the three blue memory slots.
            If only two of the blue memory slots
are populated with matched DIMMs, dual-
channel mode is enabled.
Quad-channel mode
This mode is enabled when four (or a multiple of four) DIMMs are
identical in capacity and speed, and are placed in quad-channel slots.
When two memory modules are installed, the system will operate in
dual-channel mode. When three memory modules are installed, the
system will operate in triple-channel mode.
Flex mode
Flex mode results in both dual- and single- channel operation
across the whole of DRAM memory. The figure below shows a
flex mode configuration using two DIMMs. The operation is as
follows:
• The 2 GB DIMM in slot 1 and the
lower 2 GB of the DIMM in the slot
2 operate together in dual-channel
 mode.
• The remaining (upper) 2 GB of the
DIMM in Slot 2 operates in single-
channel mode.
Advantages of Multi-channel mode
The shared bus between the program memory and data
memory leads to the Von Neumann bottleneck, the limited
throughput (data transfer rate) between the CPU and memory
compared to the amount of memory. Because program memory
and data memory cannot be accessed at the same time,
throughput is much smaller than the rate at which the CPU can
work. This seriously limits the effective processing speed when
the CPU is required to perform minimal processing on large
amounts of data. The CPU is continuously forced to wait for
needed data to be transferred to or from memory. Since CPU
speed and memory size have increased much faster than the
throughput between them, the bottleneck has become more of
a problem.
Single/Multi-channel memory architecture (Experiment 1)
• 1 GB Crucial DDR2-800 single module
PCMark05 tests:
Total score 5756 Memory scores 4213,4324,4297 average 4302
Quake 4: Average frame rate for three runs max quality 1024x768
multi core off
53.65 avg fps
multicore on 53.88 avg fps
FEAR: Average frame rates for three runs max quality 1024x768
42 avg fps

• 2x512MB Crucial DDR2-800 kit in dual channel
PCMark05 tests:
Total score 5783 Memory scores 4668,4676,4674 average 4672
Quake 4:Average frame rate for three runs max quality 1024x768
multicore off 56.59 avg fps multicore on 58.5 avg fps
FEAR: Average frame rates for three runs max quality 1024x768
42 avg fps

• 2x512MB Transcend & Adata DDR2-800 two memory modules
PCMark05 tests:
Total score 5729 Memory scores 4687,4670,4711 average 4689
Quake 4: Average frame rate for three runs max quality 1024x768
multicore off 56.48 avg fps mulitcore on 58.5 avg fps
FEAR: Average frame rates for three runs max quality 1024x768
42 avg fps
Single VS Multi-channel memory architecture (Experiment 1)
Single VS Multi-channel memory architecture (Experiment 2)


I opened Firefox browser, Linux terminal, Netbeans and Skype all
at once using 2GB RAM and then two module of 1GB RAM and
fifteen seconds difference appears with total time of three
minutes. With 2GB RAM it took three minutes and fifteen
seconds on loading of all application while with two modules of
1GB it took three minutes so overall performance increased to
5% by dividing modules memory.
      Applications       RAM               Time
      Firefox
      Shell              2 GB              195 seconds
      Netbeans
      Skype
      Firefox
      Shell              1 GB              180 seconds
      Netbeans
      Skype
Conclusion
Theoretically Multi-channel memory architecture gives double
memory speed as compare to single core processor. But in
particle it gives visible change of performance when system is
using high memory communication activity.
References
• 1.http://en.wikipedia.org/wiki/Random-access_memory
• 2.http://en.kioskea.net/faq/993-dual-channel-memory
• 3.http://superuser.com/questions/323415/is-there-a-
  difference-between-2x2gb-and-1x4gb-ram
• 4.http://voices.yahoo.com/comparing-dual-channel-single-
  module-memory-228532.html?cat=15
• 5.http://en.wikipedia.org/wiki/Multi-
  channel_memory_architecture
• 6.http://www.tomshardware.com/reviews/PARALLEL-
  PROCESSING,1705-15.html
• 7.http://www.intel.com/support/motherboards/desktop/sb/c
  s-011965.htm

More Related Content

What's hot

Computer architecture multi core processor
Computer architecture multi core processorComputer architecture multi core processor
Computer architecture multi core processorMazin Alwaaly
 
program flow mechanisms, advanced computer architecture
program flow mechanisms, advanced computer architectureprogram flow mechanisms, advanced computer architecture
program flow mechanisms, advanced computer architecturePankaj Kumar Jain
 
Serial Communication
Serial CommunicationSerial Communication
Serial CommunicationRashmi
 
DSP architecture
DSP architectureDSP architecture
DSP architecturejstripinis
 
Operating system 37 demand paging
Operating system 37 demand pagingOperating system 37 demand paging
Operating system 37 demand pagingVaibhav Khanna
 
Memory - RAM and its types
Memory - RAM and its typesMemory - RAM and its types
Memory - RAM and its typesAbhay Matthew
 
Introduction to Computer Architecture
Introduction to Computer ArchitectureIntroduction to Computer Architecture
Introduction to Computer ArchitectureAnkush Srivastava
 
Memory organization
Memory organizationMemory organization
Memory organizationAL- AMIN
 
Single and Multi core processor
Single and Multi core processorSingle and Multi core processor
Single and Multi core processorMunaam Munawar
 
Segmentation in Operating Systems.
Segmentation in Operating Systems.Segmentation in Operating Systems.
Segmentation in Operating Systems.Muhammad SiRaj Munir
 
Dichotomy of parallel computing platforms
Dichotomy of parallel computing platformsDichotomy of parallel computing platforms
Dichotomy of parallel computing platformsSyed Zaid Irshad
 

What's hot (20)

Computer architecture multi core processor
Computer architecture multi core processorComputer architecture multi core processor
Computer architecture multi core processor
 
Spr ch-01
Spr ch-01Spr ch-01
Spr ch-01
 
program flow mechanisms, advanced computer architecture
program flow mechanisms, advanced computer architectureprogram flow mechanisms, advanced computer architecture
program flow mechanisms, advanced computer architecture
 
Chapter6 pipelining
Chapter6  pipeliningChapter6  pipelining
Chapter6 pipelining
 
Serial Communication
Serial CommunicationSerial Communication
Serial Communication
 
Solid state drives
Solid state drivesSolid state drives
Solid state drives
 
DSP architecture
DSP architectureDSP architecture
DSP architecture
 
Virtual memory
Virtual memoryVirtual memory
Virtual memory
 
Ram Bellekler
Ram BelleklerRam Bellekler
Ram Bellekler
 
Virtual Memory
Virtual MemoryVirtual Memory
Virtual Memory
 
Operating system 37 demand paging
Operating system 37 demand pagingOperating system 37 demand paging
Operating system 37 demand paging
 
Memory - RAM and its types
Memory - RAM and its typesMemory - RAM and its types
Memory - RAM and its types
 
Introduction to Computer Architecture
Introduction to Computer ArchitectureIntroduction to Computer Architecture
Introduction to Computer Architecture
 
Multi processing
Multi processingMulti processing
Multi processing
 
Memory organization
Memory organizationMemory organization
Memory organization
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
 
Single and Multi core processor
Single and Multi core processorSingle and Multi core processor
Single and Multi core processor
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
 
Segmentation in Operating Systems.
Segmentation in Operating Systems.Segmentation in Operating Systems.
Segmentation in Operating Systems.
 
Dichotomy of parallel computing platforms
Dichotomy of parallel computing platformsDichotomy of parallel computing platforms
Dichotomy of parallel computing platforms
 

Similar to Multi-core processor and Multi-channel memory architecture

Exploring Of System Hardware
Exploring Of System HardwareExploring Of System Hardware
Exploring Of System HardwareMuhammad Nauman
 
505 kobal exadata
505 kobal exadata505 kobal exadata
505 kobal exadataKam Chan
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilogSrinivas Naidu
 
Multi-core architectures
Multi-core architecturesMulti-core architectures
Multi-core architecturesnextlib
 
Memory Hierarchy PPT of Computer Organization
Memory Hierarchy PPT of Computer OrganizationMemory Hierarchy PPT of Computer Organization
Memory Hierarchy PPT of Computer Organization2022002857mbit
 
Memory hierarchy.pdf
Memory hierarchy.pdfMemory hierarchy.pdf
Memory hierarchy.pdfISHAN194169
 
Memory organization
Memory organizationMemory organization
Memory organizationishapadhy
 
Ct213 memory subsystem
Ct213 memory subsystemCt213 memory subsystem
Ct213 memory subsystemSandeep Kamath
 
logical memory-organisation
logical memory-organisationlogical memory-organisation
logical memory-organisationAmrita Manna
 
Driver development – memory management
Driver development – memory managementDriver development – memory management
Driver development – memory managementVandana Salve
 
Multiprocessor_YChen.ppt
Multiprocessor_YChen.pptMultiprocessor_YChen.ppt
Multiprocessor_YChen.pptAberaZeleke1
 
computer architecture and organisation
computer architecture and organisationcomputer architecture and organisation
computer architecture and organisationRamjiChaurasiya
 

Similar to Multi-core processor and Multi-channel memory architecture (20)

Exploring Of System Hardware
Exploring Of System HardwareExploring Of System Hardware
Exploring Of System Hardware
 
Coa presentation3
Coa presentation3Coa presentation3
Coa presentation3
 
505 kobal exadata
505 kobal exadata505 kobal exadata
505 kobal exadata
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
 
Multi-core architectures
Multi-core architecturesMulti-core architectures
Multi-core architectures
 
Memory Hierarchy PPT of Computer Organization
Memory Hierarchy PPT of Computer OrganizationMemory Hierarchy PPT of Computer Organization
Memory Hierarchy PPT of Computer Organization
 
Memory (Computer Organization)
Memory (Computer Organization)Memory (Computer Organization)
Memory (Computer Organization)
 
Memory hierarchy.pdf
Memory hierarchy.pdfMemory hierarchy.pdf
Memory hierarchy.pdf
 
27 multicore
27 multicore27 multicore
27 multicore
 
COA (Unit_4.pptx)
COA (Unit_4.pptx)COA (Unit_4.pptx)
COA (Unit_4.pptx)
 
3 computer memory
3   computer memory3   computer memory
3 computer memory
 
Memory organization
Memory organizationMemory organization
Memory organization
 
Ct213 memory subsystem
Ct213 memory subsystemCt213 memory subsystem
Ct213 memory subsystem
 
27 multicore
27 multicore27 multicore
27 multicore
 
logical memory-organisation
logical memory-organisationlogical memory-organisation
logical memory-organisation
 
1083 wang
1083 wang1083 wang
1083 wang
 
UNIT 3.docx
UNIT 3.docxUNIT 3.docx
UNIT 3.docx
 
Driver development – memory management
Driver development – memory managementDriver development – memory management
Driver development – memory management
 
Multiprocessor_YChen.ppt
Multiprocessor_YChen.pptMultiprocessor_YChen.ppt
Multiprocessor_YChen.ppt
 
computer architecture and organisation
computer architecture and organisationcomputer architecture and organisation
computer architecture and organisation
 

More from Umair Amjad

Automated Process for Auditng in Agile - SCRUM
Automated Process for Auditng in Agile - SCRUMAutomated Process for Auditng in Agile - SCRUM
Automated Process for Auditng in Agile - SCRUMUmair Amjad
 
Data Deduplication: Venti and its improvements
Data Deduplication: Venti and its improvementsData Deduplication: Venti and its improvements
Data Deduplication: Venti and its improvementsUmair Amjad
 
Bead–Sort :: A Natural Sorting Algorithm
Bead–Sort :: A Natural Sorting AlgorithmBead–Sort :: A Natural Sorting Algorithm
Bead–Sort :: A Natural Sorting AlgorithmUmair Amjad
 
Apache logs monitoring
Apache logs monitoringApache logs monitoring
Apache logs monitoringUmair Amjad
 
Exact Cell Decomposition of Arrangements used for Path Planning in Robotics
Exact Cell Decomposition of Arrangements used for Path Planning in RoboticsExact Cell Decomposition of Arrangements used for Path Planning in Robotics
Exact Cell Decomposition of Arrangements used for Path Planning in RoboticsUmair Amjad
 
Ruby on Rails workshop for beginner
Ruby on Rails workshop for beginnerRuby on Rails workshop for beginner
Ruby on Rails workshop for beginnerUmair Amjad
 
SQL WORKSHOP::Lecture 7
SQL WORKSHOP::Lecture 7SQL WORKSHOP::Lecture 7
SQL WORKSHOP::Lecture 7Umair Amjad
 
SQL WORKSHOP::Lecture 6
SQL WORKSHOP::Lecture 6SQL WORKSHOP::Lecture 6
SQL WORKSHOP::Lecture 6Umair Amjad
 
SQL WORKSHOP::Lecture 5
SQL WORKSHOP::Lecture 5SQL WORKSHOP::Lecture 5
SQL WORKSHOP::Lecture 5Umair Amjad
 
SQL WORKSHOP::Lecture 4
SQL WORKSHOP::Lecture 4SQL WORKSHOP::Lecture 4
SQL WORKSHOP::Lecture 4Umair Amjad
 
SQL WORKSHOP::Lecture 13
SQL WORKSHOP::Lecture 13SQL WORKSHOP::Lecture 13
SQL WORKSHOP::Lecture 13Umair Amjad
 
SQL WORKSHOP::Lecture 12
SQL WORKSHOP::Lecture 12SQL WORKSHOP::Lecture 12
SQL WORKSHOP::Lecture 12Umair Amjad
 
SQL WORKSHOP::Lecture 11
SQL WORKSHOP::Lecture 11SQL WORKSHOP::Lecture 11
SQL WORKSHOP::Lecture 11Umair Amjad
 
SQL WORKSHOP::Lecture 10
SQL WORKSHOP::Lecture 10SQL WORKSHOP::Lecture 10
SQL WORKSHOP::Lecture 10Umair Amjad
 
SQL WORKSHOP::Lecture 9
SQL WORKSHOP::Lecture 9SQL WORKSHOP::Lecture 9
SQL WORKSHOP::Lecture 9Umair Amjad
 
SQL WORKSHOP::Lecture 3
SQL WORKSHOP::Lecture 3SQL WORKSHOP::Lecture 3
SQL WORKSHOP::Lecture 3Umair Amjad
 
SQL WORKSHOP::Lecture 2
SQL WORKSHOP::Lecture 2SQL WORKSHOP::Lecture 2
SQL WORKSHOP::Lecture 2Umair Amjad
 
SQL WORKSHOP::Lecture 1
SQL WORKSHOP::Lecture 1SQL WORKSHOP::Lecture 1
SQL WORKSHOP::Lecture 1Umair Amjad
 
DCT based Watermarking technique
DCT based Watermarking techniqueDCT based Watermarking technique
DCT based Watermarking techniqueUmair Amjad
 
Migration from Rails2 to Rails3
Migration from Rails2 to Rails3Migration from Rails2 to Rails3
Migration from Rails2 to Rails3Umair Amjad
 

More from Umair Amjad (20)

Automated Process for Auditng in Agile - SCRUM
Automated Process for Auditng in Agile - SCRUMAutomated Process for Auditng in Agile - SCRUM
Automated Process for Auditng in Agile - SCRUM
 
Data Deduplication: Venti and its improvements
Data Deduplication: Venti and its improvementsData Deduplication: Venti and its improvements
Data Deduplication: Venti and its improvements
 
Bead–Sort :: A Natural Sorting Algorithm
Bead–Sort :: A Natural Sorting AlgorithmBead–Sort :: A Natural Sorting Algorithm
Bead–Sort :: A Natural Sorting Algorithm
 
Apache logs monitoring
Apache logs monitoringApache logs monitoring
Apache logs monitoring
 
Exact Cell Decomposition of Arrangements used for Path Planning in Robotics
Exact Cell Decomposition of Arrangements used for Path Planning in RoboticsExact Cell Decomposition of Arrangements used for Path Planning in Robotics
Exact Cell Decomposition of Arrangements used for Path Planning in Robotics
 
Ruby on Rails workshop for beginner
Ruby on Rails workshop for beginnerRuby on Rails workshop for beginner
Ruby on Rails workshop for beginner
 
SQL WORKSHOP::Lecture 7
SQL WORKSHOP::Lecture 7SQL WORKSHOP::Lecture 7
SQL WORKSHOP::Lecture 7
 
SQL WORKSHOP::Lecture 6
SQL WORKSHOP::Lecture 6SQL WORKSHOP::Lecture 6
SQL WORKSHOP::Lecture 6
 
SQL WORKSHOP::Lecture 5
SQL WORKSHOP::Lecture 5SQL WORKSHOP::Lecture 5
SQL WORKSHOP::Lecture 5
 
SQL WORKSHOP::Lecture 4
SQL WORKSHOP::Lecture 4SQL WORKSHOP::Lecture 4
SQL WORKSHOP::Lecture 4
 
SQL WORKSHOP::Lecture 13
SQL WORKSHOP::Lecture 13SQL WORKSHOP::Lecture 13
SQL WORKSHOP::Lecture 13
 
SQL WORKSHOP::Lecture 12
SQL WORKSHOP::Lecture 12SQL WORKSHOP::Lecture 12
SQL WORKSHOP::Lecture 12
 
SQL WORKSHOP::Lecture 11
SQL WORKSHOP::Lecture 11SQL WORKSHOP::Lecture 11
SQL WORKSHOP::Lecture 11
 
SQL WORKSHOP::Lecture 10
SQL WORKSHOP::Lecture 10SQL WORKSHOP::Lecture 10
SQL WORKSHOP::Lecture 10
 
SQL WORKSHOP::Lecture 9
SQL WORKSHOP::Lecture 9SQL WORKSHOP::Lecture 9
SQL WORKSHOP::Lecture 9
 
SQL WORKSHOP::Lecture 3
SQL WORKSHOP::Lecture 3SQL WORKSHOP::Lecture 3
SQL WORKSHOP::Lecture 3
 
SQL WORKSHOP::Lecture 2
SQL WORKSHOP::Lecture 2SQL WORKSHOP::Lecture 2
SQL WORKSHOP::Lecture 2
 
SQL WORKSHOP::Lecture 1
SQL WORKSHOP::Lecture 1SQL WORKSHOP::Lecture 1
SQL WORKSHOP::Lecture 1
 
DCT based Watermarking technique
DCT based Watermarking techniqueDCT based Watermarking technique
DCT based Watermarking technique
 
Migration from Rails2 to Rails3
Migration from Rails2 to Rails3Migration from Rails2 to Rails3
Migration from Rails2 to Rails3
 

Multi-core processor and Multi-channel memory architecture

  • 1. Multi-core processor and Multi-channel memory architecture (Hybrid System) Umair Amjad umairamjadawan@gmail.com
  • 2. Agenda • Multi-core processors • Multi-channel memory architecture • Comparison between single and multi channel memory • Conclusion • References
  • 3. Multi-core processors • A multi-core processor is a single computing component with two or more independent actual central processing units (called "cores"), which are the units that read and execute program instructions. • The instructions are ordinary CPU instructions such as add, move data, and branch, but the multiple cores can run multiple instructions at the same time. • Possible gains are limited by the fraction of the software that can be run in parallel simultaneously on multiple cores; this effect is described by Amdahl's law. • In the best case, so-called embarrassingly parallel problems may realize speedup factors near the number of cores, or even more if the problem is split up enough to fit within each core's cache(s), avoiding use of much slower main system memory.
  • 4. Multi-core processors • Dual-core processor has two cores (AMD Phenom II X2, Intel Core Duo) • Quad-core processor contains four cores (AMD Phenom II X4, Intel's quad-core processors, see i3, i5, and i7 at Intel Core). • Hexa-core processor contains six cores (AMD Phenom II X6, Intel Core i7 Extreme Edition 980X) • Octa-core processor contains eight cores (Intel Xeon E7-2820, AMD FX-8150).
  • 6. Multi-channel memory architecture • Multi-channel memory architecture is a technology that increases the transfer speed of data between the DRAM and the memory controller by adding more channels of communication between them. • Theoretically this multiplies the data rate by exactly the number of channels present. • Each module is accessed sequentially for smaller bits of data rather than completely filling up one module before accessing the next one. • Data is spread amongst the modules in an alternating pattern, potentially multiplying available memory bandwidth for the same amount of data, as opposed to storing it all on one module
  • 7. Multi-channel memory architecture • The memory modules are installed into matching banks, which are usually color coded on the motherboard. • A matching pair needs to match in: 1. Capacity (e.g. 1024 MB): the capacity that can be matched is run in dual- channel, while the remainder runs in single-channel. 2. Speed (e.g. PC5300). If speed is not the same, the lower speed of the two modules will be used. Likewise, the higher latency of the two modules will be used. 3. Number of chips and sides (e.g. two sides with four chips on each side). 4. Matching size of rows and columns.
  • 8. Multi-channel memory architecture • Channel, you use identical memory sticks in pairs (frequency, capacity, of the same brand if possible). [A1-A2] and/or [B1-B2] A1 = 1st place (slot 1) B1 = 2nd place (slot 2) A2 = 3rd place (slot 3) B2 = 4th place (slot 4) [A1-B1] = Group 1 of slots [A2-B2] = Group 2 of slots.
  • 9. Single-channel mode This mode provides single-channel bandwidth operations and is used when only one DIMM is installed or when the memory capacities of more than one DIMM are unequal. When using different speed DIMMs between channels, the slowest memory timing is also used.
  • 10. Dual-channel mode This mode offers higher memory throughput and is enabled when the memory capacities of both DIMM channels are equal. When using different speed DIMMs, the slowest memory timing will be used. To achieve dual-channel mode, the following conditions must be met: Same memory size (1 GB, 2 GB, 4 GB, etc.) Matched DIMM configuration in each channel
  • 11. Triple-channel mode • Triple-channel reduces overall memory latency by accessing the DIMM memory sequentially. Data is spread through the memory modules in an alternating pattern. • Three independent memory channels give two possible modes of interleaving: Triple-channel mode is enabled when identical matched memory modules are installed in each of the three blue memory slots. If only two of the blue memory slots are populated with matched DIMMs, dual- channel mode is enabled.
  • 12. Quad-channel mode This mode is enabled when four (or a multiple of four) DIMMs are identical in capacity and speed, and are placed in quad-channel slots. When two memory modules are installed, the system will operate in dual-channel mode. When three memory modules are installed, the system will operate in triple-channel mode.
  • 13. Flex mode Flex mode results in both dual- and single- channel operation across the whole of DRAM memory. The figure below shows a flex mode configuration using two DIMMs. The operation is as follows: • The 2 GB DIMM in slot 1 and the lower 2 GB of the DIMM in the slot 2 operate together in dual-channel mode. • The remaining (upper) 2 GB of the DIMM in Slot 2 operates in single- channel mode.
  • 14. Advantages of Multi-channel mode The shared bus between the program memory and data memory leads to the Von Neumann bottleneck, the limited throughput (data transfer rate) between the CPU and memory compared to the amount of memory. Because program memory and data memory cannot be accessed at the same time, throughput is much smaller than the rate at which the CPU can work. This seriously limits the effective processing speed when the CPU is required to perform minimal processing on large amounts of data. The CPU is continuously forced to wait for needed data to be transferred to or from memory. Since CPU speed and memory size have increased much faster than the throughput between them, the bottleneck has become more of a problem.
  • 15. Single/Multi-channel memory architecture (Experiment 1) • 1 GB Crucial DDR2-800 single module PCMark05 tests: Total score 5756 Memory scores 4213,4324,4297 average 4302 Quake 4: Average frame rate for three runs max quality 1024x768 multi core off 53.65 avg fps multicore on 53.88 avg fps FEAR: Average frame rates for three runs max quality 1024x768 42 avg fps • 2x512MB Crucial DDR2-800 kit in dual channel PCMark05 tests: Total score 5783 Memory scores 4668,4676,4674 average 4672 Quake 4:Average frame rate for three runs max quality 1024x768 multicore off 56.59 avg fps multicore on 58.5 avg fps FEAR: Average frame rates for three runs max quality 1024x768 42 avg fps • 2x512MB Transcend & Adata DDR2-800 two memory modules PCMark05 tests: Total score 5729 Memory scores 4687,4670,4711 average 4689 Quake 4: Average frame rate for three runs max quality 1024x768 multicore off 56.48 avg fps mulitcore on 58.5 avg fps FEAR: Average frame rates for three runs max quality 1024x768 42 avg fps
  • 16. Single VS Multi-channel memory architecture (Experiment 1)
  • 17. Single VS Multi-channel memory architecture (Experiment 2) I opened Firefox browser, Linux terminal, Netbeans and Skype all at once using 2GB RAM and then two module of 1GB RAM and fifteen seconds difference appears with total time of three minutes. With 2GB RAM it took three minutes and fifteen seconds on loading of all application while with two modules of 1GB it took three minutes so overall performance increased to 5% by dividing modules memory. Applications RAM Time Firefox Shell 2 GB 195 seconds Netbeans Skype Firefox Shell 1 GB 180 seconds Netbeans Skype
  • 18. Conclusion Theoretically Multi-channel memory architecture gives double memory speed as compare to single core processor. But in particle it gives visible change of performance when system is using high memory communication activity.
  • 19. References • 1.http://en.wikipedia.org/wiki/Random-access_memory • 2.http://en.kioskea.net/faq/993-dual-channel-memory • 3.http://superuser.com/questions/323415/is-there-a- difference-between-2x2gb-and-1x4gb-ram • 4.http://voices.yahoo.com/comparing-dual-channel-single- module-memory-228532.html?cat=15 • 5.http://en.wikipedia.org/wiki/Multi- channel_memory_architecture • 6.http://www.tomshardware.com/reviews/PARALLEL- PROCESSING,1705-15.html • 7.http://www.intel.com/support/motherboards/desktop/sb/c s-011965.htm