Enviar búsqueda
Cargar
252 256
•
0 recomendaciones
•
255 vistas
E
Editor IJARCET
Seguir
Tecnología
Denunciar
Compartir
Denunciar
Compartir
1 de 5
Descargar ahora
Descargar para leer sin conexión
Recomendados
37 44
37 44
Editor IJARCET
115 118
115 118
Editor IJARCET
270 273
270 273
Editor IJARCET
241 250
241 250
Editor IJARCET
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IJERD Editor
252 256
252 256
Editor IJARCET
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
Cooperative Diversity - An Introduction to Cooperative Comm
Cooperative Diversity - An Introduction to Cooperative Comm
Ashish Meshram
Recomendados
37 44
37 44
Editor IJARCET
115 118
115 118
Editor IJARCET
270 273
270 273
Editor IJARCET
241 250
241 250
Editor IJARCET
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IJERD Editor
252 256
252 256
Editor IJARCET
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
Cooperative Diversity - An Introduction to Cooperative Comm
Cooperative Diversity - An Introduction to Cooperative Comm
Ashish Meshram
Y25124127
Y25124127
IJERA Editor
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Roberto Uribeetxeberria
Design and Performance Evaluation Of Modulation Techniques Suitable For ADSL ...
Design and Performance Evaluation Of Modulation Techniques Suitable For ADSL ...
Ash Milan
www.ijerd.com
www.ijerd.com
IJERD Editor
Matlab Based Decimeter Design Analysis Wimax Appliacation
Matlab Based Decimeter Design Analysis Wimax Appliacation
iosrjce
Gg2612711275
Gg2612711275
IJERA Editor
J010234960
J010234960
IOSR Journals
11 Serial 0515
11 Serial 0515
Aisu
Ff34970973
Ff34970973
IJERA Editor
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
IJERD Editor
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
20120130406009 2
20120130406009 2
IAEME Publication
Generation and Implementation of Barker and Nested Binary codes
Generation and Implementation of Barker and Nested Binary codes
IOSR Journals
Iisrt jona priyaa(1 5)
Iisrt jona priyaa(1 5)
IISRT
Ijcnc050206
Ijcnc050206
IJCNCJournal
1 6
1 6
Ijarcsee Journal
Jb2516071610
Jb2516071610
IJERA Editor
Paper id 2720144
Paper id 2720144
IJRAT
K0216571
K0216571
IOSR Journals
Règlement du Concours Amateurs 2009 de PHOTOFr
Règlement du Concours Amateurs 2009 de PHOTOFr
PHOTO.fr
Kinaaa
Kinaaa
kto351
319 325
319 325
Editor IJARCET
Más contenido relacionado
La actualidad más candente
Y25124127
Y25124127
IJERA Editor
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Roberto Uribeetxeberria
Design and Performance Evaluation Of Modulation Techniques Suitable For ADSL ...
Design and Performance Evaluation Of Modulation Techniques Suitable For ADSL ...
Ash Milan
www.ijerd.com
www.ijerd.com
IJERD Editor
Matlab Based Decimeter Design Analysis Wimax Appliacation
Matlab Based Decimeter Design Analysis Wimax Appliacation
iosrjce
Gg2612711275
Gg2612711275
IJERA Editor
J010234960
J010234960
IOSR Journals
11 Serial 0515
11 Serial 0515
Aisu
Ff34970973
Ff34970973
IJERA Editor
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
IJERD Editor
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
20120130406009 2
20120130406009 2
IAEME Publication
Generation and Implementation of Barker and Nested Binary codes
Generation and Implementation of Barker and Nested Binary codes
IOSR Journals
Iisrt jona priyaa(1 5)
Iisrt jona priyaa(1 5)
IISRT
Ijcnc050206
Ijcnc050206
IJCNCJournal
1 6
1 6
Ijarcsee Journal
Jb2516071610
Jb2516071610
IJERA Editor
Paper id 2720144
Paper id 2720144
IJRAT
K0216571
K0216571
IOSR Journals
La actualidad más candente
(19)
Y25124127
Y25124127
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Design and Performance Evaluation Of Modulation Techniques Suitable For ADSL ...
Design and Performance Evaluation Of Modulation Techniques Suitable For ADSL ...
www.ijerd.com
www.ijerd.com
Matlab Based Decimeter Design Analysis Wimax Appliacation
Matlab Based Decimeter Design Analysis Wimax Appliacation
Gg2612711275
Gg2612711275
J010234960
J010234960
11 Serial 0515
11 Serial 0515
Ff34970973
Ff34970973
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
20120130406009 2
20120130406009 2
Generation and Implementation of Barker and Nested Binary codes
Generation and Implementation of Barker and Nested Binary codes
Iisrt jona priyaa(1 5)
Iisrt jona priyaa(1 5)
Ijcnc050206
Ijcnc050206
1 6
1 6
Jb2516071610
Jb2516071610
Paper id 2720144
Paper id 2720144
K0216571
K0216571
Destacado
Règlement du Concours Amateurs 2009 de PHOTOFr
Règlement du Concours Amateurs 2009 de PHOTOFr
PHOTO.fr
Kinaaa
Kinaaa
kto351
319 325
319 325
Editor IJARCET
E-Learning Patterns as an analysis framwork to foster excellent e-learning
E-Learning Patterns as an analysis framwork to foster excellent e-learning
Christian Kohls
Calendarioeventosregionales2009
Calendarioeventosregionales2009
lizye
Prague NRN Presentations
Prague NRN Presentations
Ireland's National Rural Network
Destacado
(6)
Règlement du Concours Amateurs 2009 de PHOTOFr
Règlement du Concours Amateurs 2009 de PHOTOFr
Kinaaa
Kinaaa
319 325
319 325
E-Learning Patterns as an analysis framwork to foster excellent e-learning
E-Learning Patterns as an analysis framwork to foster excellent e-learning
Calendarioeventosregionales2009
Calendarioeventosregionales2009
Prague NRN Presentations
Prague NRN Presentations
Similar a 252 256
Design and implemation of an enhanced dds based digital
Design and implemation of an enhanced dds based digital
Manoj Kollam
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...
idescitation
IRJET- A Digital Down Converter on Zynq SoC
IRJET- A Digital Down Converter on Zynq SoC
IRJET Journal
Software Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA
IRJET Journal
Implementation of Algorithms For Multi-Channel Digital Monitoring Receiver
Implementation of Algorithms For Multi-Channel Digital Monitoring Receiver
IOSR Journals
A prototyping of software defined radio using qpsk modulation
A prototyping of software defined radio using qpsk modulation
IAEME Publication
J017635664
J017635664
IOSR Journals
A Novel Architecture for Different DSP Applications Using Field Programmable ...
A Novel Architecture for Different DSP Applications Using Field Programmable ...
journal ijme
Lab based report
Lab based report
Bhavna Singh
A Simulation of Wideband CDMA System on Digital Up/Down Converters
A Simulation of Wideband CDMA System on Digital Up/Down Converters
Editor IJMTER
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
IOSR Journals
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
IOSR Journals
Design and memory optimization of hybrid gate diffusion input numerical contr...
Design and memory optimization of hybrid gate diffusion input numerical contr...
International Journal of Reconfigurable and Embedded Systems
SIGNAL_CONVERSION.docx
SIGNAL_CONVERSION.docx
ARISCHRISTIANDIONELA
ARM Based Handy and Portable Oscilloscope Using Graphical Display
ARM Based Handy and Portable Oscilloscope Using Graphical Display
IJERA Editor
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
International Journal of Engineering Inventions www.ijeijournal.com
Performance Analysis and Simulation of Decimator for Multirate Applications
Performance Analysis and Simulation of Decimator for Multirate Applications
IJEEE
First order sigma delta modulator with low-power
First order sigma delta modulator with low-power
eSAT Publishing House
First order sigma delta modulator with low-power consumption implemented in a...
First order sigma delta modulator with low-power consumption implemented in a...
eSAT Journals
DESIGN AND ASIC IMPLEMENTATION OF DUC/DDC FOR COMMUNICATION SYSTEMS
DESIGN AND ASIC IMPLEMENTATION OF DUC/DDC FOR COMMUNICATION SYSTEMS
VLSICS Design
Similar a 252 256
(20)
Design and implemation of an enhanced dds based digital
Design and implemation of an enhanced dds based digital
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...
IRJET- A Digital Down Converter on Zynq SoC
IRJET- A Digital Down Converter on Zynq SoC
Software Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA
Implementation of Algorithms For Multi-Channel Digital Monitoring Receiver
Implementation of Algorithms For Multi-Channel Digital Monitoring Receiver
A prototyping of software defined radio using qpsk modulation
A prototyping of software defined radio using qpsk modulation
J017635664
J017635664
A Novel Architecture for Different DSP Applications Using Field Programmable ...
A Novel Architecture for Different DSP Applications Using Field Programmable ...
Lab based report
Lab based report
A Simulation of Wideband CDMA System on Digital Up/Down Converters
A Simulation of Wideband CDMA System on Digital Up/Down Converters
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design and memory optimization of hybrid gate diffusion input numerical contr...
Design and memory optimization of hybrid gate diffusion input numerical contr...
SIGNAL_CONVERSION.docx
SIGNAL_CONVERSION.docx
ARM Based Handy and Portable Oscilloscope Using Graphical Display
ARM Based Handy and Portable Oscilloscope Using Graphical Display
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
Performance Analysis and Simulation of Decimator for Multirate Applications
Performance Analysis and Simulation of Decimator for Multirate Applications
First order sigma delta modulator with low-power
First order sigma delta modulator with low-power
First order sigma delta modulator with low-power consumption implemented in a...
First order sigma delta modulator with low-power consumption implemented in a...
DESIGN AND ASIC IMPLEMENTATION OF DUC/DDC FOR COMMUNICATION SYSTEMS
DESIGN AND ASIC IMPLEMENTATION OF DUC/DDC FOR COMMUNICATION SYSTEMS
Más de Editor IJARCET
Electrically small antennas: The art of miniaturization
Electrically small antennas: The art of miniaturization
Editor IJARCET
Volume 2-issue-6-2205-2207
Volume 2-issue-6-2205-2207
Editor IJARCET
Volume 2-issue-6-2195-2199
Volume 2-issue-6-2195-2199
Editor IJARCET
Volume 2-issue-6-2200-2204
Volume 2-issue-6-2200-2204
Editor IJARCET
Volume 2-issue-6-2190-2194
Volume 2-issue-6-2190-2194
Editor IJARCET
Volume 2-issue-6-2186-2189
Volume 2-issue-6-2186-2189
Editor IJARCET
Volume 2-issue-6-2177-2185
Volume 2-issue-6-2177-2185
Editor IJARCET
Volume 2-issue-6-2173-2176
Volume 2-issue-6-2173-2176
Editor IJARCET
Volume 2-issue-6-2165-2172
Volume 2-issue-6-2165-2172
Editor IJARCET
Volume 2-issue-6-2159-2164
Volume 2-issue-6-2159-2164
Editor IJARCET
Volume 2-issue-6-2155-2158
Volume 2-issue-6-2155-2158
Editor IJARCET
Volume 2-issue-6-2148-2154
Volume 2-issue-6-2148-2154
Editor IJARCET
Volume 2-issue-6-2143-2147
Volume 2-issue-6-2143-2147
Editor IJARCET
Volume 2-issue-6-2119-2124
Volume 2-issue-6-2119-2124
Editor IJARCET
Volume 2-issue-6-2139-2142
Volume 2-issue-6-2139-2142
Editor IJARCET
Volume 2-issue-6-2130-2138
Volume 2-issue-6-2130-2138
Editor IJARCET
Volume 2-issue-6-2125-2129
Volume 2-issue-6-2125-2129
Editor IJARCET
Volume 2-issue-6-2114-2118
Volume 2-issue-6-2114-2118
Editor IJARCET
Volume 2-issue-6-2108-2113
Volume 2-issue-6-2108-2113
Editor IJARCET
Volume 2-issue-6-2102-2107
Volume 2-issue-6-2102-2107
Editor IJARCET
Más de Editor IJARCET
(20)
Electrically small antennas: The art of miniaturization
Electrically small antennas: The art of miniaturization
Volume 2-issue-6-2205-2207
Volume 2-issue-6-2205-2207
Volume 2-issue-6-2195-2199
Volume 2-issue-6-2195-2199
Volume 2-issue-6-2200-2204
Volume 2-issue-6-2200-2204
Volume 2-issue-6-2190-2194
Volume 2-issue-6-2190-2194
Volume 2-issue-6-2186-2189
Volume 2-issue-6-2186-2189
Volume 2-issue-6-2177-2185
Volume 2-issue-6-2177-2185
Volume 2-issue-6-2173-2176
Volume 2-issue-6-2173-2176
Volume 2-issue-6-2165-2172
Volume 2-issue-6-2165-2172
Volume 2-issue-6-2159-2164
Volume 2-issue-6-2159-2164
Volume 2-issue-6-2155-2158
Volume 2-issue-6-2155-2158
Volume 2-issue-6-2148-2154
Volume 2-issue-6-2148-2154
Volume 2-issue-6-2143-2147
Volume 2-issue-6-2143-2147
Volume 2-issue-6-2119-2124
Volume 2-issue-6-2119-2124
Volume 2-issue-6-2139-2142
Volume 2-issue-6-2139-2142
Volume 2-issue-6-2130-2138
Volume 2-issue-6-2130-2138
Volume 2-issue-6-2125-2129
Volume 2-issue-6-2125-2129
Volume 2-issue-6-2114-2118
Volume 2-issue-6-2114-2118
Volume 2-issue-6-2108-2113
Volume 2-issue-6-2108-2113
Volume 2-issue-6-2102-2107
Volume 2-issue-6-2102-2107
Último
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.
Curtis Poe
How to write a Business Continuity Plan
How to write a Business Continuity Plan
Databarracks
From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .
Alan Dix
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
Lorenzo Miniero
Unleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding Club
Kalema Edgar
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
Scott Keck-Warren
DSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine Tuning
Lars Bell
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
Fwdays
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Mark Simos
Unraveling Multimodality with Large Language Models.pdf
Unraveling Multimodality with Large Language Models.pdf
Alex Barbosa Coqueiro
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
BookNet Canada
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
Dubai Multi Commodity Centre
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache Maven
Hervé Boutemy
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
DianaGray10
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Zilliz
TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024
Lonnie McRorey
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
Fwdays
"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko
Fwdays
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdf
Addepto
Último
(20)
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.
How to write a Business Continuity Plan
How to write a Business Continuity Plan
From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
Unleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding Club
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
DSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine Tuning
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Unraveling Multimodality with Large Language Models.pdf
Unraveling Multimodality with Large Language Models.pdf
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache Maven
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdf
252 256
1.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 Design and Implementation of Wideband Digital Down Converter on FPGA K.S.Sushmitha#1, G.Vimala Kumari*2 Department of ECE, MVGR COLLEGE OF ENGINEERING Vizianagaram, A.P, INDIA sushmitha.ks9@gmail.com Abstract — In a Communication system, the received signals are of high data rates making it difficult to process the signals to extract information of interest. So to solve this problem DDC makes a better solution. In this paper, an efficient way of designing and implementing a Wideband Digital down Converter has been discussed. It is shown that the signal of interest extracted till now is of narrowband but in this article extraction of wideband signals from the given ADC signal using advanced filtering and decimation techniques has been presented. Filtering is implemented in stages to obtain efficient Fig. 1 Theoretical Block diagram of DDC response. Multiplier-free filter implementation providing decimation rates fron 4 to 4096 has been implemented. Also, the reasons for choosing FPGA over ASSP’s to implement DDC are II. THEORY of DDC SYSTEM provided. Xilinx ISE 12.3 version software is used for simulating each block of DDC at system level testing and Chip A DDC consists of five basic blocks Scope Pro Analyzer tool is used for board level testing. Vitex-5 i. NCO (numerically controlled oscillator) FPGA with speed -2 is the hardware used for implementing the ii. Mixer design. iii. CIC (Cascaded integrate comb) iv. CFIR (Compensation FIR) filter Keywords — Wideband Digital down converter, ADC, Filtering and Decimation techniques, ASSP, FPGA, System level testing, v. PFIR (Programmable FIR) filter Board level testing. I. INTRODUCTION In the current scenario, Digital Communication is one of the commonly used modes of communication, due to its advantages over Analog Communication. A Digital Communication system has three basic blocks a transmitter, channel and a receiver. The DDC presented in this paper is the key component of Digital Radio Receiver. Digital Radio receivers often have fast ADC converters to digitize the band Fig. 2 Practical Implementation of DDC limited RF or IF signal generating high data rates; but in many cases, the signal of interest represents a small Implementation of each block of DDC using advanced proportion of that bandwidth. A DDC allows the frequency methods has been discussed in this section. band of interest to be moved down the spectrum so the sample rate can be reduced, filter requirements and further A.NCO processing on the signal of interest become more easily A numerically controlled oscillator (NCO) is a digital realizable. signal generator creating a synchronous (i.e. clocked), A Digital down Converter converts a digitized real signal discrete-time, discrete-valued representation of a waveform, centered at an intermediate frequency (IF) to a base banded usually sinusoidal. Numerically Controlled Oscillators complex signal centered at zero frequency by using a mixer. (NCO), also called Direct Digital Synthesizers (DDS), offers Also in addition to down conversion, DDC’s typically several advantages over other types of oscillators in terms of decimate to a lower sampling rate by using several stages of decimation filters. Before decimation, filtering is performed accuracy, stability and reliability. NCOs provide a flexible using linear phase filters to limit the bandwidth to our signal architecture that enables easy programmability such as of interest. The decimated signal, with a lower data rate, is on-the-fly frequency/phase. easier to process on a low speed DSP processor[1]. 252 All Rights Reserved © 2012 IJARCET
2.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 B. The Mixer A mixer is used to convert the IF signal to baseband signal by multiplying the input signal with complex sinusoidal signal cos (wt)-j sin(wt) = e-jwt which is generated by NCO thus giving two signals as output i.e.; i. In-Phase signal Fig. 3 Principle of NCO ii. Quadrature-Phase signal A. An NCO generally consists of two parts: where these signals are 90 degrees out of phase with each other. A phase accumulator (PA), which adds to the value held at its output a frequency control value at each clock sample. A phase-to-amplitude converter (PAC), which uses the phase accumulator output word (phase word) usually as an address into a waveform look-up table (LUT) to provide a corresponding amplitude sample. 1) Phase Accumulator: The phase accumulator is actually a modulo-M counter that increments its stored number by the value of Frequency Control Word (Tuning Frequency) each time it receives a clock pulse. This works on the (simplified) mathematical principle: Frequency(A) * Frequency(B) = Frequency(A-B) + Frequency(A+B)[1]. The further stage is to remove unwanted components. C. CIC Filter The cascaded integrator-comb (CIC) filter is a class of hardware-efficient linear phase finite impulse response (FIR) digital filters. The CIC filter is suitable for this high-speed application because of its ability to achieve high decimation Fig. 4 Numerically Controlled Oscillator factors and other reason is it is implemented using additions and subtractions rather than using multipliers. It decimates by Tuning frequency is obtained by using the below formula. R which is programmable. The two basic building blocks of a CIC filter are Fout = f / 2N . fclk 1) An integrator (decimator): An integrator is simply a single-pole IIR filter with a unity feedback coefficient: When clocked, the phase accumulator (PA) creates a Y [n] = y [n-1] + x[n] (1) modulo-2N sawtooth waveform as shown in the below figure, w This system is also known as an accumulator[2]. The transfer where N is the number of bits carried in the phase function for an integrator on the z-plane is accumulator. N sets the frequency resolution of the Numerically Controlled Oscillator. HI (Z ) = 1/(1 - Z1 ) 2) Phase-to-amplitude converter: Each phase value from the 2) Comb Filter (Interpolator): A comb filter running at the PA serves as an address to the LUT which outputs slow sampling rate fs/R is described by corresponding amplitude value. Here the LUT is a memory y[n] = x[n] - x[n -M]. that stores the amplitude values of sine wave for each phase A comb filter is a differentiator with a transfer function value. The N-bit output from PA is truncated to M-bit as the HC (Z ) = 1 - Z M memory space is 2M only. The output of PAC is a sine wave. In this equation, M is the differential delay, and is usually limited to 1 or 2[2]. Fig. 6 Integrator and Comb filter Fig. 5 Phase Accumulator Output 253 All Rights Reserved © 2012 IJARCET
3.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 To summarize, a CIC decimator would have N cascaded integrator stages clocked at fs, followed by a rate change by a factor R, followed by N cascaded comb stages running at fs/R[5] . Fig. 8 Magnitude Response of CIC Filter D. Compensation FIR filter: Fig. 7 CIC Filter The output of the CIC filter has a sinc shape, which is not suitable for most applications. A “clean-up” filter can be Frequency Characteristics: applied at the CIC output to correct for the pass band droop, The transfer function for a CIC filter at fs is as well as to achieve the desired cut-off frequency and filter N shape. This filter typically decimates by a factor of 2 or 4 to (1 Z RM ) N RM 1 H(Z) = H I (Z)HC (Z) = 1 N = Z K minimize the output sample[4]. This filter will operate at low (1 Z ) K 0 frequency (fS/R) to achieve a more efficient hardware solution. Its magnitude response is an inverse-sinc function. The magnitude response at the output of the filter is as shown N N sin( f/R) Mf N below[3] .We can obtain an expression for the CIC filter's G(f) = MR = sin c 1 (Mf ) frequency response by evaluating Hcic(z) transfer function on sin( Mf ) sin( Mf ) the z-plane's unit circle, by setting z = ej2πƒ, yielding: j 2 f 1 e j2 fD H cic (e )= 1 e j2 f As before, the filter order can be limited such that it can be e j2 fD/2 (e j2 fD/2 - e j2 fD/2 ) implemented in a single MAC unit, in this case N=62 (63 = filter taps). e j2 f/2 (e j2 f/2 - e j2 f/2 ) Using Euler's identity 2jsin(α) = ejα - ejα, we can write: e j2 fD/2 2 jsin(2 fD/2) H cic (e j 2 f ) = e j2 f/2 2 jsin(2 f/2) sin( fD) e j2 f(D - 1)/2 . sin( f) Fig. 9 Magnitude Response of CFIR Filter III. IMPLEMENTATION on FPGA where here D = M = Differential Delay An advantage of using an FPGA for the DDC is that we It is a sinc function can customize the filter chain to exactly meet our N requirements. ASSPs don’t offer the design flexibility or integration attainable in an FPGA. sin Mf During filter design, a behavioral model of the complete H(f) = f DDC is generated using Xilinx ISE software by writing sin VHDL code for each individual block and their operation is R tested by simulating the design using Modelsim Simulator. Later the design is synthesized and implemented on an FPGA In the CIC Filter there is a disadvantage i.e.; it exhibits pass by generating a .bit file of the design and programming, band droop. So we use CFIR to compensate this. configuring the FPGA with the .bit file. The correct operation of the design in the FPGA is tested using Chip Scope Pro Analyzer tool which uses three main blocks to analyze any part of DDC. These blocks are generated through the IP Core Generator tool in Xilinx ISE. The blocks are: 254 All Rights Reserved © 2012 IJARCET
4.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 Fig. 12 Output wave generated by NCO 1) ICON: Integrated controller is use as an interface between the other two blocks and PC, JTAG which is connected to The signal from the mixer is filtered and decimated through FPGA on which the design is programmed. CIC and is shown below. 2) ILA: Integrated Logic Analyzer is used to control the inputs of any part of DDC thus achieving Controllability of inner circuits. 3) VIO: Virtual input output is used to observe the outputs of any part of DDC thus achieving observability. Fig. 13 NCO Output : Result from Chip Scope Pro Analyzer Fig. 10 Chip Scope pro Block Diagram Thus Board level testing has also been performed. Why to choose FPGA: Fig. 14 Mixer(I) signal output from Chip Scope Pro Analyzer Fig. 11 Comparison of ASIC and FPGA IV. SIMULATION RESULTS Thus the results at each block of DDC have been shown. Fig. 15 Mixer(Q) signal output from Chip Scope Pro Analyzer Here the sine wave is generated at 30MHz output frequency, thus the tuning frequency is 30MHz and clock frequency is 100MHz . The input signal to the mixer is 70MHz. The output of the mixer is in kHz. Fig. 16 Output of CIC Filter 255 All Rights Reserved © 2012 IJARCET
5.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 Fig. 17 Output of DDC Thus the output of DDC which contains signal of interest has been obtained. CONCLUSION The components are been designed such that the end users can customize the design according to their requirements by simply modifying certain parameters in each block. Also as FPGA is choosen as the target technology, it results in a design with low power consumption, accurate performance, high integration and customizability. Further if required the components of DDC can be designed to work at higher rates by further improving their architectures . REFERENCES [1] T.Hollis/R.Weir, “The Theory of Digital Down Conversion”, Hunt Engineering, 2003.Rev 1.2. [2] E. B. Hogenauer. An economical class of digital _lters for decimation and interpolation.IEEE Transactions on Acoustics,Speech and Signal Processing, ASSP-29(2):155{162, 1981. [3] Understanding CIC Compensation Filters by Altera corp. Application Note 455. http://www.altera.com/literature/an/an455.pdf ,April 2007. [4] Stephen Creaney and Igor Kostarnov “Designing Efficient Digital Up and Down Converters for Wide band Systems”. XAPP1113 (v1.0) November 21, 2008. [5] Cascaded Integrator-Comb (CIC) Filter V3.0, Xilinx, Inc. 2100 Logic Drive, march 14, 2012. [6] Alan V. Oppenheim and Ronald W. Schafer. Discrete-Time Signal Processing. Pretice-Hall Signal Processing Series. Pretice-Hall, Englewood Cliffs, 1989. K.S.Sushmitha received Btech degree in electronics and communication engineering from Jawaharlal Nehru technological University. She is currently pursuing the M.Tech degree in VLSI at M.V.G.R.College of Engineering. G.Vimala Kumari completed her BE, M.Tech, and presently working as associate professor in the department of ECE of MVGR College of Engineering. 256 All Rights Reserved © 2012 IJARCET
Descargar ahora