SlideShare una empresa de Scribd logo

The IEEE 1149.1 Boundary-scan test standard

•Descargar como PPT, PDF•
•
Jose Manuel Martins Ferreira
Jose Manuel Martins Ferreira

Talk delivered to bachelor students of electrical engineering at the Technical University of Talllinn in May 2009

EducaciónEmpresarialesTecnología
1 de 32
Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 4200-537 Porto - PORTUGAL Tel. 351 225 081 889 / Fax: 351 225 081 443 [ jmf@fe.up.pt ] Boundary-scan test for structural fault detection
Outline ,[object Object],[object Object],[object Object],[object Object],[object Object],Part 1
[object Object],[object Object],[object Object],[object Object],[object Object],1: The IEEE 1149.1 std (boundary-scan test)
Why Boundary Scan Test? ,[object Object],[object Object],[object Object]
The application domain of BST ,[object Object],[object Object],[object Object]
The BS test principle ,[object Object]
The basic BS cell ,[object Object],[object Object],[object Object],[object Object]
The BS architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
TAP controller state transition diagram
BST instructions ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
2: The remote BST controller (MWS-TAP) ,[object Object],[object Object],[object Object],[object Object],[object Object]
Why / what for? ,[object Object],[object Object],[object Object]
Setup: The MWS board ,[object Object],[object Object]
MWS board: the JTAG pins TMS TCK TDO TDI
Setup: IP and connections ,[object Object],[object Object]
Set up (cont.) ,[object Object],[object Object],[object Object],[object Object]
MWS-TAP – set IP address and connect
MWS-TAP – Open / write a new SVF test program
Short break! Tallinn Technical University :: May 4th 2009 Boundary-scan test for structural fault detection Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf
Outline of this talk ,[object Object],[object Object],[object Object],[object Object],[object Object],Part 2
3: The demonstration board ,[object Object],[object Object],[object Object],[object Object]
Block diagram of the demonstration board
Schematic diagram
Integrity check of the BS infrastructure ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Led control ,[object Object],[object Object],instructions BS register
MWS-TAP – Example (led control)
4: Open and short fault detection ,[object Object],[object Object],[object Object]
Detection of open circuit X1 ,[object Object],/G A B /Y0 /Y1 /Y2 /Y3
Detection of short-circuit X2 ,[object Object],/G A B /Y0 /Y1 /Y2 /Y3
Detection of short circuit X9 ,[object Object]
[object Object],Detection of short circuit X16
Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Boundary-scan test for structural fault detection Thanks for your attention! J. M. Martins Ferreira [ jmf@fe.up.pt ]

Recomendados

Jtag presentation
Jtag presentationJtag presentation
Jtag presentationklinetik
 
JTAG Interface (Intro)
JTAG Interface (Intro)JTAG Interface (Intro)
JTAG Interface (Intro)Nitesh Bhatia
 
Scan insertion
Scan insertionScan insertion
Scan insertionkumar gavanurmath
 
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptxsaisudheerkotta
 
UART
UARTUART
UARTNaveen Kumar
 
Design for Testability
Design for Testability Design for Testability
Design for Testability kumar gavanurmath
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDilip Mathuria
 
Logic synthesis,flootplan&placement
Logic synthesis,flootplan&placementLogic synthesis,flootplan&placement
Logic synthesis,flootplan&placementshaik sharief
 

Recomendados

Jtag presentation
Jtag presentationJtag presentation
Jtag presentationklinetik
 
JTAG Interface (Intro)
JTAG Interface (Intro)JTAG Interface (Intro)
JTAG Interface (Intro)Nitesh Bhatia
 
Scan insertion
Scan insertionScan insertion
Scan insertionkumar gavanurmath
 
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptxsaisudheerkotta
 
UART
UARTUART
UARTNaveen Kumar
 
Design for Testability
Design for Testability Design for Testability
Design for Testability kumar gavanurmath
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDilip Mathuria
 
Logic synthesis,flootplan&placement
Logic synthesis,flootplan&placementLogic synthesis,flootplan&placement
Logic synthesis,flootplan&placementshaik sharief
 
What is JTAG?
What is JTAG?What is JTAG?
What is JTAG?killerdolton
 
Logic Synthesis
Logic SynthesisLogic Synthesis
Logic SynthesisVandanaPagar1
 
VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing TechniquesA B Shinde
 
Jtagppt
JtagpptJtagppt
JtagpptChiranjeevi Chiru
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitecturePrincipal,Guru Nanak Institute of Technology, Nagpur
 
SOC Verification using SystemVerilog
SOC Verification using SystemVerilog SOC Verification using SystemVerilog
SOC Verification using SystemVerilog Ramdas Mozhikunnath
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOWPurvi Medawala
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDLMantra VLSI
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clockNallapati Anindra
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-completeMurali Rai
 
Spyglass dft
Spyglass dftSpyglass dft
Spyglass dftkumar gavanurmath
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysisSurekha PuriGosavi
 
Actel fpga
Actel fpgaActel fpga
Actel fpgaAnish Gupta
 
Vlsi physical design (Back End Process)
Vlsi physical design (Back End Process)Vlsi physical design (Back End Process)
Vlsi physical design (Back End Process)CHENCHU CHANDU PRASANTH NADELLA
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and AlgorithmsDeiptii Das
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdlMuhammad Uzair Rasheed
 
Complete ASIC design flow - VLSI UNIVERSE
Complete ASIC design flow - VLSI UNIVERSEComplete ASIC design flow - VLSI UNIVERSE
Complete ASIC design flow - VLSI UNIVERSEVLSIUNIVERSE
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verificationUsha Mehta
 
VLSI Design Methodologies
VLSI Design MethodologiesVLSI Design Methodologies
VLSI Design MethodologiesKeshav
 
Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Technologies
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newsrivaishnavi sivagnanam
 

Más contenido relacionado

La actualidad más candente

VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing TechniquesA B Shinde
 
SOC Verification using SystemVerilog
SOC Verification using SystemVerilog SOC Verification using SystemVerilog
SOC Verification using SystemVerilog Ramdas Mozhikunnath
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clockNallapati Anindra
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-completeMurali Rai
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and AlgorithmsDeiptii Das
 
Complete ASIC design flow - VLSI UNIVERSE
Complete ASIC design flow - VLSI UNIVERSEComplete ASIC design flow - VLSI UNIVERSE
Complete ASIC design flow - VLSI UNIVERSEVLSIUNIVERSE
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verificationUsha Mehta
 
VLSI Design Methodologies
VLSI Design MethodologiesVLSI Design Methodologies
VLSI Design MethodologiesKeshav
 

La actualidad más candente (20)

What is JTAG?
What is JTAG?What is JTAG?
What is JTAG?
 
Logic Synthesis
Logic SynthesisLogic Synthesis
Logic Synthesis
 
VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing Techniques
 
Jtagppt
JtagpptJtagppt
Jtagppt
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA Architecture
 
SOC Verification using SystemVerilog
SOC Verification using SystemVerilog SOC Verification using SystemVerilog
SOC Verification using SystemVerilog
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOW
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clock
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
 
Spyglass dft
Spyglass dftSpyglass dft
Spyglass dft
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysis
 
Actel fpga
Actel fpgaActel fpga
Actel fpga
 
Vlsi physical design (Back End Process)
Vlsi physical design (Back End Process)Vlsi physical design (Back End Process)
Vlsi physical design (Back End Process)
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdl
 
Complete ASIC design flow - VLSI UNIVERSE
Complete ASIC design flow - VLSI UNIVERSEComplete ASIC design flow - VLSI UNIVERSE
Complete ASIC design flow - VLSI UNIVERSE
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification
 
VLSI Design Methodologies
VLSI Design MethodologiesVLSI Design Methodologies
VLSI Design Methodologies
 

Similar a The IEEE 1149.1 Boundary-scan test standard

Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Technologies
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newsrivaishnavi sivagnanam
 
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...PROFIBUS and PROFINET InternationaI - PI UK
 
Design and development of automated tests for the IoT
Design and development of automated tests for the IoTDesign and development of automated tests for the IoT
Design and development of automated tests for the IoTAxel Rennoch
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production TestHank Lydick
 
Speed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC frameworkSpeed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC frameworkKlaus Moessner
 
HYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection WebinarHYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection WebinarEtienne Leduc
 
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdfSamsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdfRaviSharma1113
 
cFrame framework slides
cFrame framework slidescFrame framework slides
cFrame framework slideskestasj
 
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystemDCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystemrudndccn
 
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUESLTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUESEMERSON EDUARDO RODRIGUES
 
End to End Convergence
End to End ConvergenceEnd to End Convergence
End to End ConvergenceSkillFactory
 
Bitm2003 802.11g
Bitm2003 802.11gBitm2003 802.11g
Bitm2003 802.11gArpan Pal
 

Similar a The IEEE 1149.1 Boundary-scan test standard (20)

Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTEST
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_new
 
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
 
Zigbee 802-15-4
Zigbee 802-15-4Zigbee 802-15-4
Zigbee 802-15-4
 
Design and development of automated tests for the IoT
Design and development of automated tests for the IoTDesign and development of automated tests for the IoT
Design and development of automated tests for the IoT
 
Soc.pptx
Soc.pptxSoc.pptx
Soc.pptx
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production Test
 
On using BS to improve the
On using BS to improve theOn using BS to improve the
On using BS to improve the
 
Speed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC frameworkSpeed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC framework
 
HYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection WebinarHYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection Webinar
 
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdfSamsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
 
cFrame framework slides
cFrame framework slidescFrame framework slides
cFrame framework slides
 
Call flow umts
Call flow umtsCall flow umts
Call flow umts
 
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystemDCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
 
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUESLTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
 
End to End Convergence
End to End ConvergenceEnd to End Convergence
End to End Convergence
 
Ethernet basics
Ethernet basicsEthernet basics
Ethernet basics
 
Bitm2003 802.11g
Bitm2003 802.11gBitm2003 802.11g
Bitm2003 802.11g
 
7SJ64 Relay
7SJ64 Relay7SJ64 Relay
7SJ64 Relay
 
Equip test
Equip testEquip test
Equip test
 

Más de Jose Manuel Martins Ferreira

Laboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPLaboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPJose Manuel Martins Ferreira
 

Más de Jose Manuel Martins Ferreira (7)

Ddis3010 course work_spec_slides
Ddis3010 course work_spec_slidesDdis3010 course work_spec_slides
Ddis3010 course work_spec_slides
 
REV2010
REV2010REV2010
REV2010
 
REV2009
REV2009REV2009
REV2009
 
Laboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPLaboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUP
 
Adelaide Jan 2009
Adelaide Jan 2009Adelaide Jan 2009
Adelaide Jan 2009
 
Elearning Up Jan2009
Elearning Up Jan2009Elearning Up Jan2009
Elearning Up Jan2009
 
SBCCI08
SBCCI08SBCCI08
SBCCI08
 

Último

General Principles of Intellectual Property: Concepts of Intellectual Proper...
General Principles of Intellectual Property: Concepts of Intellectual Proper...General Principles of Intellectual Property: Concepts of Intellectual Proper...
General Principles of Intellectual Property: Concepts of Intellectual Proper...Poonam Aher Patil
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Celine George
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfAyushMahapatra5
 
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-IIFood Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-IIShubhangi Sonawane
 
PROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docxPROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docxPoojaSen20
 
Python Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxPython Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxRamakrishna Reddy Bijjam
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxAreebaZafar22
 
Role Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptxRole Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptxNikitaBankoti2
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
Sociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning ExhibitSociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning Exhibitjbellavia9
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfagholdier
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphThiyagu K
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxheathfieldcps1
 
On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsMebane Rash
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfciinovamais
 
Micro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfMicro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfPoh-Sun Goh
 
How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17Celine George
 

Último (20)

General Principles of Intellectual Property: Concepts of Intellectual Proper...
General Principles of Intellectual Property: Concepts of Intellectual Proper...General Principles of Intellectual Property: Concepts of Intellectual Proper...
General Principles of Intellectual Property: Concepts of Intellectual Proper...
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdf
 
Asian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptxAsian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptx
 
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-IIFood Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
 
PROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docxPROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docx
 
Python Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxPython Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docx
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptx
 
Role Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptxRole Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptx
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Sociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning ExhibitSociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning Exhibit
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot Graph
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 
Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan Fellows
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
 
Micro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfMicro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdf
 
How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17
 

The IEEE 1149.1 Boundary-scan test standard

  • 1. Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 4200-537 Porto - PORTUGAL Tel. 351 225 081 889 / Fax: 351 225 081 443 [ jmf@fe.up.pt ] Boundary-scan test for structural fault detection
  • 2.
  • 3.
  • 4.
  • 5.
  • 6.
  • 7.
  • 8.
  • 9. TAP controller state transition diagram
  • 10.
  • 11.
  • 12.
  • 13.
  • 14. MWS board: the JTAG pins TMS TCK TDO TDI
  • 15.
  • 16.
  • 17. MWS-TAP – set IP address and connect
  • 18. MWS-TAP – Open / write a new SVF test program
  • 19. Short break! Tallinn Technical University :: May 4th 2009 Boundary-scan test for structural fault detection Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf
  • 20.
  • 21.
  • 22. Block diagram of the demonstration board
  • 24.
  • 25.
  • 26. MWS-TAP – Example (led control)
  • 27.
  • 28.
  • 29.
  • 30.
  • 31.
  • 32. Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Boundary-scan test for structural fault detection Thanks for your attention! J. M. Martins Ferreira [ jmf@fe.up.pt ]