SlideShare una empresa de Scribd logo

ATE Testers Overview

•
•
stn_tkiller
stn_tkiller

Overview of testers usage for debug

TecnologíaEmpresariales
1 de 28
ATE Testers Overview Jun-2005
Testers Overview ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
CWMA CD Testers ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Testers Comparison
S9K EXA/KX vs. IMS VNG ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Test Types ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
AC/Functional Test ,[object Object],[object Object],[object Object],[object Object]
Testing Terms & Definitions ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
TIU - Tester Interface Unit Device Under Test TIU
Tester Channel - S9K style 01011 00011
Tester Channel - IMS style VTERM
PEC 5 Block Diagram (S9K KX)
Functional Test Content Pattern Timing Levels Func. Test
Levels Content ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],I/O PIN
Levels Control ,[object Object],[object Object],[object Object]
Timing Content ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Timing Control ,[object Object],[object Object],[object Object]
Pattern Content ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Waveform1 11110000 10000 10 1 0 0 1 Waveform2 11110000 10000 10 1 0 0 1 Repeat 499 Waveform3 LLLLHHLLL HHLLL LL x x L L
Pattern Instructions ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Pattern Control ,[object Object],[object Object],[object Object]
Waveform ,[object Object],Tester Cycle Duration (10ns) Waveform2 11110000 10000 10 1 0 0 1 Pattern Data: 1 Drive State (DF) @ 2ns 2ns Waveform: Pattern Data: 0 Drive State (DF) @ 5ns 5ns Waveform: 5ns Pattern Data: 0 Drive One (D1) @ 5ns Waveform: Pattern Data: 1 Compare (TF) @ 5ns Waveform: 5ns
Tester Cycle ,[object Object],[object Object],[object Object],[object Object],Tester Cycle Duration Input Group Input Group Output Group Sample Point Tester Cycle Duration Input Group Input Group Output Group Data 1 Data 1 Sample Point Tester Cycle Duration Input Group Input Group Output Group Data 0 Data 0 Sample Point Tester Cycle Duration Input Group Input Group Output Group Delay 1 Delay 2
Test ,[object Object],[object Object],[object Object],Cycle Start Tester Cycle N Input Group Input Group Output Group Sample Point Tester Cycle N+1 Tester Cycle N+2 Data 1 Data 0 Data Z
Tester Memory Local Memory Capture Memory ,[object Object],[object Object],[object Object],[object Object],Subroutine Memory ,[object Object],[object Object]
Backups
Increasing Tester Data Rate ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Increasing Tester Data Rate ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Vanguard I General Description ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Testers Comparison Yes Yes Yes Yes Yes Yes N/A N/A Pattern Chain/Loop Yes Yes Yes Yes Yes Yes N/A N/A Keep Alive N/A N/A Yes Yes Yes Yes N/A N/A Split Timing Mode +/-100ps +/-50ps +/-50ps +/-50ps +/-75ps +/-100ps +/-125ps +/-175ps Edge Placement Acc. 7.8125pS 10pS 9.765pS 9.765pS 9.765pS 9.765pS 39.062pS Period Resolution 5ns 0ns 5ns 0ns 2ns 2.2ns 5ns 5ns Round Trip @ Pogo 128MB 2MB 64MB 64MB 64MB 64MB 32MB 32MB Local Memory DM250 DM1100 PEC76 PEC5.1 PEC5 PEC5 PEC4 PEC3 PEC Type 24K 2MB 124Kx2 124Kx2 124Kx2 124Kx2 16Kx2 16K Capture Memory 4K N/A 4K 4K 4K 4K 4K 4K Subroutine Memory Vector Memory 4ns 2ns 5ns 5ns 5ns 5ns 9.6ns 9.6ns Event Timing Res. Timing Details - - 1600MT/s - - - - - F8 - MUX AVM F2 - - - 1000MT/s - - 400MT/s - HW MUX - - 800MT/s 800MT/s 800MT/s - - - F4 - AVM F2 500MT/s 1100MT/s 400MT/s 400MT/s 400MT/s 400MT/s 208MT/s 208MT/s F2 250MT/s 550MT/s 200MT/s 200MT/s 200MT/s 200MT/s 104MT/s 104MT/s F1 Data Rate CMT IMS EXA KX-RAC KX IX GX FX System

Recomendados

Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Praveen Kumar
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and AlgorithmsDeiptii Das
 
VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing TechniquesA B Shinde
 
Fundamentals of sdh
Fundamentals of sdhFundamentals of sdh
Fundamentals of sdhsreejithkt
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology TutorialArrow Devices
 
Time Division Multiplexing
Time Division MultiplexingTime Division Multiplexing
Time Division MultiplexingSpandit Lenka
 
Wallace tree multiplier.pptx1
Wallace tree multiplier.pptx1Wallace tree multiplier.pptx1
Wallace tree multiplier.pptx1vamshi krishna
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysisSurekha PuriGosavi
 

Recomendados

Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Praveen Kumar
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and AlgorithmsDeiptii Das
 
VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing TechniquesA B Shinde
 
Fundamentals of sdh
Fundamentals of sdhFundamentals of sdh
Fundamentals of sdhsreejithkt
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology TutorialArrow Devices
 
Time Division Multiplexing
Time Division MultiplexingTime Division Multiplexing
Time Division MultiplexingSpandit Lenka
 
Wallace tree multiplier.pptx1
Wallace tree multiplier.pptx1Wallace tree multiplier.pptx1
Wallace tree multiplier.pptx1vamshi krishna
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysisSurekha PuriGosavi
 
I2C Protocol
I2C ProtocolI2C Protocol
I2C ProtocolSudhanshu Janwadkar
 
Delays in verilog
Delays in verilogDelays in verilog
Delays in verilogJITU MISTRY
 
CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)
CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)
CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)Gowri Kishore
 
SOC System Design Approach
SOC System Design ApproachSOC System Design Approach
SOC System Design ApproachA B Shinde
 
System verilog coverage
System verilog coverageSystem verilog coverage
System verilog coveragePushpa Yakkala
 
Pasolink Neo Training Doc
Pasolink Neo Training DocPasolink Neo Training Doc
Pasolink Neo Training DocAtif Mahmood
 
Introduction to FPGAs
Introduction to FPGAsIntroduction to FPGAs
Introduction to FPGAsSudhanshu Janwadkar
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 seriesdragonpradeep
 
dft
dftdft
dftNejeh Ferjani
 
Verilog Tasks & Functions
Verilog Tasks & FunctionsVerilog Tasks & Functions
Verilog Tasks & Functionsanand hd
 
Uart
UartUart
Uartsean chen
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Usha Mehta
 
UART
UARTUART
UARTSomdatta Ganguly
 
Serial peripheral Interface - Embedded System Protocol
Serial peripheral Interface - Embedded System ProtocolSerial peripheral Interface - Embedded System Protocol
Serial peripheral Interface - Embedded System ProtocolAditya Porwal
 
Master synchronous serial port (mssp)
Master synchronous serial port (mssp)Master synchronous serial port (mssp)
Master synchronous serial port (mssp)babak danyal
 
Introductin sdh-pdh
Introductin sdh-pdhIntroductin sdh-pdh
Introductin sdh-pdhKevin Llêrênã
 
Foundation Fieldbus
Foundation FieldbusFoundation Fieldbus
Foundation FieldbusJustin Baby
 
Link power and rise time budget analysis
Link power and rise time budget analysisLink power and rise time budget analysis
Link power and rise time budget analysisCKSunith1
 
Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Usha Mehta
 
Applications of ATPG
Applications of ATPGApplications of ATPG
Applications of ATPGUshaswini Chowdary
 
ATE Pattern Structure Basics
ATE Pattern Structure BasicsATE Pattern Structure Basics
ATE Pattern Structure Basicsstn_tkiller
 
Pactron Ate Introduction
Pactron Ate IntroductionPactron Ate Introduction
Pactron Ate Introductionpactronman238
 

Más contenido relacionado

La actualidad más candente

Delays in verilog
Delays in verilogDelays in verilog
Delays in verilogJITU MISTRY
 
CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)
CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)
CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)Gowri Kishore
 
SOC System Design Approach
SOC System Design ApproachSOC System Design Approach
SOC System Design ApproachA B Shinde
 
System verilog coverage
System verilog coverageSystem verilog coverage
System verilog coveragePushpa Yakkala
 
Pasolink Neo Training Doc
Pasolink Neo Training DocPasolink Neo Training Doc
Pasolink Neo Training DocAtif Mahmood
 
Verilog Tasks & Functions
Verilog Tasks & FunctionsVerilog Tasks & Functions
Verilog Tasks & Functionsanand hd
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Usha Mehta
 
Serial peripheral Interface - Embedded System Protocol
Serial peripheral Interface - Embedded System ProtocolSerial peripheral Interface - Embedded System Protocol
Serial peripheral Interface - Embedded System ProtocolAditya Porwal
 
Master synchronous serial port (mssp)
Master synchronous serial port (mssp)Master synchronous serial port (mssp)
Master synchronous serial port (mssp)babak danyal
 
Foundation Fieldbus
Foundation FieldbusFoundation Fieldbus
Foundation FieldbusJustin Baby
 
Link power and rise time budget analysis
Link power and rise time budget analysisLink power and rise time budget analysis
Link power and rise time budget analysisCKSunith1
 
Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Usha Mehta
 

La actualidad más candente (20)

I2C Protocol
I2C ProtocolI2C Protocol
I2C Protocol
 
Delays in verilog
Delays in verilogDelays in verilog
Delays in verilog
 
CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)
CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)
CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)
 
SOC System Design Approach
SOC System Design ApproachSOC System Design Approach
SOC System Design Approach
 
System verilog coverage
System verilog coverageSystem verilog coverage
System verilog coverage
 
Pasolink Neo Training Doc
Pasolink Neo Training DocPasolink Neo Training Doc
Pasolink Neo Training Doc
 
Introduction to FPGAs
Introduction to FPGAsIntroduction to FPGAs
Introduction to FPGAs
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 series
 
dft
dftdft
dft
 
Verilog Tasks & Functions
Verilog Tasks & FunctionsVerilog Tasks & Functions
Verilog Tasks & Functions
 
Uart
UartUart
Uart
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)
 
UART
UARTUART
UART
 
Serial peripheral Interface - Embedded System Protocol
Serial peripheral Interface - Embedded System ProtocolSerial peripheral Interface - Embedded System Protocol
Serial peripheral Interface - Embedded System Protocol
 
Master synchronous serial port (mssp)
Master synchronous serial port (mssp)Master synchronous serial port (mssp)
Master synchronous serial port (mssp)
 
Introductin sdh-pdh
Introductin sdh-pdhIntroductin sdh-pdh
Introductin sdh-pdh
 
Foundation Fieldbus
Foundation FieldbusFoundation Fieldbus
Foundation Fieldbus
 
Link power and rise time budget analysis
Link power and rise time budget analysisLink power and rise time budget analysis
Link power and rise time budget analysis
 
Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)
 
Applications of ATPG
Applications of ATPGApplications of ATPG
Applications of ATPG
 

Destacado

ATE Pattern Structure Basics
ATE Pattern Structure BasicsATE Pattern Structure Basics
ATE Pattern Structure Basicsstn_tkiller
 
Pactron Ate Introduction
Pactron Ate IntroductionPactron Ate Introduction
Pactron Ate Introductionpactronman238
 
Protocol Aware Ate Semi Submitted
Protocol Aware Ate Semi SubmittedProtocol Aware Ate Semi Submitted
Protocol Aware Ate Semi SubmittedEric Larson
 
IC Test Handlers Industry Consolidation
IC Test Handlers Industry ConsolidationIC Test Handlers Industry Consolidation
IC Test Handlers Industry ConsolidationWilliam Huo
 
Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013
Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013
Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013Ira Feldman
 
Gift-VT Tools Development Overview
Gift-VT Tools Development OverviewGift-VT Tools Development Overview
Gift-VT Tools Development Overviewstn_tkiller
 
Zenith 2006 Fall Academic Celebration
Zenith 2006 Fall Academic CelebrationZenith 2006 Fall Academic Celebration
Zenith 2006 Fall Academic Celebrationsciencefix
 
2008 Asts Technical Paper Protocol Aware Ate Submitted
2008 Asts Technical Paper Protocol Aware Ate Submitted2008 Asts Technical Paper Protocol Aware Ate Submitted
2008 Asts Technical Paper Protocol Aware Ate SubmittedEric Larson
 
Cogent Ate D100 Presentation
Cogent Ate D100 PresentationCogent Ate D100 Presentation
Cogent Ate D100 PresentationWilliam Huo
 
2008 China Semicon
2008 China Semicon2008 China Semicon
2008 China SemiconWilliam Huo
 
ic test engineering cost down in China
ic test engineering cost down in Chinaic test engineering cost down in China
ic test engineering cost down in Chinajulianjiang
 
Track g semiconductor test program - testinsight
Track g semiconductor test program - testinsightTrack g semiconductor test program - testinsight
Track g semiconductor test program - testinsightchiportal
 
Shmoo Quantify
Shmoo QuantifyShmoo Quantify
Shmoo QuantifyDan Shu
 
AUTOMATED TESTING USING PYTHON (ATE)
AUTOMATED TESTING USING PYTHON (ATE)AUTOMATED TESTING USING PYTHON (ATE)
AUTOMATED TESTING USING PYTHON (ATE)Yuvaraja Ravi
 
Interview with a tester
Interview with a testerInterview with a tester
Interview with a testerJohan Hoberg
 
Top 10 system test engineer interview questions and answers
Top 10 system test engineer interview questions and answersTop 10 system test engineer interview questions and answers
Top 10 system test engineer interview questions and answershudsonbilly94
 
Reliability engineering chapter-1csi
Reliability engineering chapter-1csiReliability engineering chapter-1csi
Reliability engineering chapter-1csiCharlton Inao
 

Destacado (20)

ATE Pattern Structure Basics
ATE Pattern Structure BasicsATE Pattern Structure Basics
ATE Pattern Structure Basics
 
Pactron Ate Introduction
Pactron Ate IntroductionPactron Ate Introduction
Pactron Ate Introduction
 
A100
A100A100
A100
 
Protocol Aware Ate Semi Submitted
Protocol Aware Ate Semi SubmittedProtocol Aware Ate Semi Submitted
Protocol Aware Ate Semi Submitted
 
IC Test Handlers Industry Consolidation
IC Test Handlers Industry ConsolidationIC Test Handlers Industry Consolidation
IC Test Handlers Industry Consolidation
 
Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013
Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013
Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013
 
Gift-VT Tools Development Overview
Gift-VT Tools Development OverviewGift-VT Tools Development Overview
Gift-VT Tools Development Overview
 
Zenith 2006 Fall Academic Celebration
Zenith 2006 Fall Academic CelebrationZenith 2006 Fall Academic Celebration
Zenith 2006 Fall Academic Celebration
 
Reliability
ReliabilityReliability
Reliability
 
2008 Asts Technical Paper Protocol Aware Ate Submitted
2008 Asts Technical Paper Protocol Aware Ate Submitted2008 Asts Technical Paper Protocol Aware Ate Submitted
2008 Asts Technical Paper Protocol Aware Ate Submitted
 
Cogent Ate D100 Presentation
Cogent Ate D100 PresentationCogent Ate D100 Presentation
Cogent Ate D100 Presentation
 
2009 Crisis
2009 Crisis2009 Crisis
2009 Crisis
 
2008 China Semicon
2008 China Semicon2008 China Semicon
2008 China Semicon
 
ic test engineering cost down in China
ic test engineering cost down in Chinaic test engineering cost down in China
ic test engineering cost down in China
 
Track g semiconductor test program - testinsight
Track g semiconductor test program - testinsightTrack g semiconductor test program - testinsight
Track g semiconductor test program - testinsight
 
Shmoo Quantify
Shmoo QuantifyShmoo Quantify
Shmoo Quantify
 
AUTOMATED TESTING USING PYTHON (ATE)
AUTOMATED TESTING USING PYTHON (ATE)AUTOMATED TESTING USING PYTHON (ATE)
AUTOMATED TESTING USING PYTHON (ATE)
 
Interview with a tester
Interview with a testerInterview with a tester
Interview with a tester
 
Top 10 system test engineer interview questions and answers
Top 10 system test engineer interview questions and answersTop 10 system test engineer interview questions and answers
Top 10 system test engineer interview questions and answers
 
Reliability engineering chapter-1csi
Reliability engineering chapter-1csiReliability engineering chapter-1csi
Reliability engineering chapter-1csi
 

Similar a ATE Testers Overview

PAM4 Analysis and Measurement Webinar Slidedeck
PAM4 Analysis and Measurement Webinar SlidedeckPAM4 Analysis and Measurement Webinar Slidedeck
PAM4 Analysis and Measurement Webinar Slidedeckteledynelecroy
 
PAM4 Analysis and Measurement Considerations Webinar
PAM4 Analysis and Measurement Considerations WebinarPAM4 Analysis and Measurement Considerations Webinar
PAM4 Analysis and Measurement Considerations WebinarHilary Lustig
 
Vibration Measurements In Wind Power Turbines
Vibration Measurements In Wind Power TurbinesVibration Measurements In Wind Power Turbines
Vibration Measurements In Wind Power Turbinesalexzio
 
Automotive Ethernet: Physical Layer Compliance Testing Webinar Slides
Automotive Ethernet: Physical Layer Compliance Testing Webinar SlidesAutomotive Ethernet: Physical Layer Compliance Testing Webinar Slides
Automotive Ethernet: Physical Layer Compliance Testing Webinar Slidesteledynelecroy
 
Dynamic Shift Frequency Scaling Of ATPG Patterns
Dynamic Shift Frequency Scaling Of ATPG PatternsDynamic Shift Frequency Scaling Of ATPG Patterns
Dynamic Shift Frequency Scaling Of ATPG PatternsAditya Ramachandran
 
1st day Introduction of Harmonas-DEO (Hardware & Software) azbil.ppt
1st day Introduction of Harmonas-DEO (Hardware & Software) azbil.ppt1st day Introduction of Harmonas-DEO (Hardware & Software) azbil.ppt
1st day Introduction of Harmonas-DEO (Hardware & Software) azbil.pptssuserd973fe
 
Cluster optimization procedure v1
Cluster optimization procedure v1Cluster optimization procedure v1
Cluster optimization procedure v1Terra Sacrifice
 
customization of a deep learning accelerator, based on NVDLA
customization of a deep learning accelerator, based on NVDLAcustomization of a deep learning accelerator, based on NVDLA
customization of a deep learning accelerator, based on NVDLAShien-Chun Luo
 
College ADSL Presentation
College ADSL PresentationCollege ADSL Presentation
College ADSL Presentationjviviano
 
NR_Frame_Structure_and_Air_Interface_Resources.pptx
NR_Frame_Structure_and_Air_Interface_Resources.pptxNR_Frame_Structure_and_Air_Interface_Resources.pptx
NR_Frame_Structure_and_Air_Interface_Resources.pptxBijoy Banerjee
 
Bearing envelope analysis | Dewesoft
Bearing envelope analysis | DewesoftBearing envelope analysis | Dewesoft
Bearing envelope analysis | DewesoftDewesoft
 
wcdma-drive-test-analysis-ppt-libre
wcdma-drive-test-analysis-ppt-librewcdma-drive-test-analysis-ppt-libre
wcdma-drive-test-analysis-ppt-libreNarcisse FOIDIENG
 
wcdma-drive-test-analysis-ppt-libre-150315071837-conversion-gate01
wcdma-drive-test-analysis-ppt-libre-150315071837-conversion-gate01wcdma-drive-test-analysis-ppt-libre-150315071837-conversion-gate01
wcdma-drive-test-analysis-ppt-libre-150315071837-conversion-gate01Dieu Tran Hoang
 
Advanced motion controls dpranir c060a400
Advanced motion controls dpranir c060a400Advanced motion controls dpranir c060a400
Advanced motion controls dpranir c060a400Electromate
 
Advanced motion controls dpcanis 060a400
Advanced motion controls dpcanis 060a400Advanced motion controls dpcanis 060a400
Advanced motion controls dpcanis 060a400Electromate
 
LF_OVS_17_OVS/OVS-DPDK connection tracking for Mobile usecases
LF_OVS_17_OVS/OVS-DPDK connection tracking for Mobile usecasesLF_OVS_17_OVS/OVS-DPDK connection tracking for Mobile usecases
LF_OVS_17_OVS/OVS-DPDK connection tracking for Mobile usecasesLF_OpenvSwitch
 

Similar a ATE Testers Overview (20)

SDH and TDM telecom
SDH and TDM telecomSDH and TDM telecom
SDH and TDM telecom
 
LTE Air Interface
LTE Air InterfaceLTE Air Interface
LTE Air Interface
 
PAM4 Analysis and Measurement Webinar Slidedeck
PAM4 Analysis and Measurement Webinar SlidedeckPAM4 Analysis and Measurement Webinar Slidedeck
PAM4 Analysis and Measurement Webinar Slidedeck
 
PAM4 Analysis and Measurement Considerations Webinar
PAM4 Analysis and Measurement Considerations WebinarPAM4 Analysis and Measurement Considerations Webinar
PAM4 Analysis and Measurement Considerations Webinar
 
Vibration Measurements In Wind Power Turbines
Vibration Measurements In Wind Power TurbinesVibration Measurements In Wind Power Turbines
Vibration Measurements In Wind Power Turbines
 
Automotive Ethernet: Physical Layer Compliance Testing Webinar Slides
Automotive Ethernet: Physical Layer Compliance Testing Webinar SlidesAutomotive Ethernet: Physical Layer Compliance Testing Webinar Slides
Automotive Ethernet: Physical Layer Compliance Testing Webinar Slides
 
5g-Air-Interface-pptx.pptx
5g-Air-Interface-pptx.pptx5g-Air-Interface-pptx.pptx
5g-Air-Interface-pptx.pptx
 
Dynamic Shift Frequency Scaling Of ATPG Patterns
Dynamic Shift Frequency Scaling Of ATPG PatternsDynamic Shift Frequency Scaling Of ATPG Patterns
Dynamic Shift Frequency Scaling Of ATPG Patterns
 
1st day Introduction of Harmonas-DEO (Hardware & Software) azbil.ppt
1st day Introduction of Harmonas-DEO (Hardware & Software) azbil.ppt1st day Introduction of Harmonas-DEO (Hardware & Software) azbil.ppt
1st day Introduction of Harmonas-DEO (Hardware & Software) azbil.ppt
 
Cluster optimization procedure v1
Cluster optimization procedure v1Cluster optimization procedure v1
Cluster optimization procedure v1
 
Ad7716
Ad7716Ad7716
Ad7716
 
customization of a deep learning accelerator, based on NVDLA
customization of a deep learning accelerator, based on NVDLAcustomization of a deep learning accelerator, based on NVDLA
customization of a deep learning accelerator, based on NVDLA
 
College ADSL Presentation
College ADSL PresentationCollege ADSL Presentation
College ADSL Presentation
 
NR_Frame_Structure_and_Air_Interface_Resources.pptx
NR_Frame_Structure_and_Air_Interface_Resources.pptxNR_Frame_Structure_and_Air_Interface_Resources.pptx
NR_Frame_Structure_and_Air_Interface_Resources.pptx
 
Bearing envelope analysis | Dewesoft
Bearing envelope analysis | DewesoftBearing envelope analysis | Dewesoft
Bearing envelope analysis | Dewesoft
 
wcdma-drive-test-analysis-ppt-libre
wcdma-drive-test-analysis-ppt-librewcdma-drive-test-analysis-ppt-libre
wcdma-drive-test-analysis-ppt-libre
 
wcdma-drive-test-analysis-ppt-libre-150315071837-conversion-gate01
wcdma-drive-test-analysis-ppt-libre-150315071837-conversion-gate01wcdma-drive-test-analysis-ppt-libre-150315071837-conversion-gate01
wcdma-drive-test-analysis-ppt-libre-150315071837-conversion-gate01
 
Advanced motion controls dpranir c060a400
Advanced motion controls dpranir c060a400Advanced motion controls dpranir c060a400
Advanced motion controls dpranir c060a400
 
Advanced motion controls dpcanis 060a400
Advanced motion controls dpcanis 060a400Advanced motion controls dpcanis 060a400
Advanced motion controls dpcanis 060a400
 
LF_OVS_17_OVS/OVS-DPDK connection tracking for Mobile usecases
LF_OVS_17_OVS/OVS-DPDK connection tracking for Mobile usecasesLF_OVS_17_OVS/OVS-DPDK connection tracking for Mobile usecases
LF_OVS_17_OVS/OVS-DPDK connection tracking for Mobile usecases
 

Último

A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)Gabriella Davis
 
Histor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slideHistor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slidevu2urc
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerThousandEyes
 
Top 5 Benefits OF Using Muvi Live Paywall For Live Streams
Top 5 Benefits OF Using Muvi Live Paywall For Live StreamsTop 5 Benefits OF Using Muvi Live Paywall For Live Streams
Top 5 Benefits OF Using Muvi Live Paywall For Live StreamsRoshan Dwivedi
 
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptxEIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptxEarley Information Science
 
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationMichael W. Hawkins
 
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptxHampshireHUG
 
🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘RTylerCroy
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Drew Madelung
 
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking MenDelhi Call girls
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonAnna Loughnan Colquhoun
 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slidespraypatel2
 
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Miguel Araújo
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountPuma Security, LLC
 
CNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of ServiceCNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of Servicegiselly40
 
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024Rafal Los
 
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityBoost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityPrincipled Technologies
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processorsdebabhi2
 
Developing An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of BrazilDeveloping An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of BrazilV3cube
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesSinan KOZAK
 

Último (20)

A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
 
Histor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slideHistor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slide
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Top 5 Benefits OF Using Muvi Live Paywall For Live Streams
Top 5 Benefits OF Using Muvi Live Paywall For Live StreamsTop 5 Benefits OF Using Muvi Live Paywall For Live Streams
Top 5 Benefits OF Using Muvi Live Paywall For Live Streams
 
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptxEIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
 
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day Presentation
 
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
 
🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slides
 
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
 
CNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of ServiceCNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of Service
 
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
 
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityBoost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivity
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
Developing An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of BrazilDeveloping An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of Brazil
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen Frames
 

ATE Testers Overview

  • 2.
  • 3.
  • 4.
  • 5.
  • 6.
  • 7.
  • 8. TIU - Tester Interface Unit Device Under Test TIU
  • 9. Tester Channel - S9K style 01011 00011
  • 10. Tester Channel - IMS style VTERM
  • 11. PEC 5 Block Diagram (S9K KX)
  • 12. Functional Test Content Pattern Timing Levels Func. Test
  • 13.
  • 14.
  • 15.
  • 16.
  • 17.
  • 18.
  • 19.
  • 20.
  • 21.
  • 22.
  • 23.
  • 25.
  • 26.
  • 27.
  • 28. Testers Comparison Yes Yes Yes Yes Yes Yes N/A N/A Pattern Chain/Loop Yes Yes Yes Yes Yes Yes N/A N/A Keep Alive N/A N/A Yes Yes Yes Yes N/A N/A Split Timing Mode +/-100ps +/-50ps +/-50ps +/-50ps +/-75ps +/-100ps +/-125ps +/-175ps Edge Placement Acc. 7.8125pS 10pS 9.765pS 9.765pS 9.765pS 9.765pS 39.062pS Period Resolution 5ns 0ns 5ns 0ns 2ns 2.2ns 5ns 5ns Round Trip @ Pogo 128MB 2MB 64MB 64MB 64MB 64MB 32MB 32MB Local Memory DM250 DM1100 PEC76 PEC5.1 PEC5 PEC5 PEC4 PEC3 PEC Type 24K 2MB 124Kx2 124Kx2 124Kx2 124Kx2 16Kx2 16K Capture Memory 4K N/A 4K 4K 4K 4K 4K 4K Subroutine Memory Vector Memory 4ns 2ns 5ns 5ns 5ns 5ns 9.6ns 9.6ns Event Timing Res. Timing Details - - 1600MT/s - - - - - F8 - MUX AVM F2 - - - 1000MT/s - - 400MT/s - HW MUX - - 800MT/s 800MT/s 800MT/s - - - F4 - AVM F2 500MT/s 1100MT/s 400MT/s 400MT/s 400MT/s 400MT/s 208MT/s 208MT/s F2 250MT/s 550MT/s 200MT/s 200MT/s 200MT/s 200MT/s 104MT/s 104MT/s F1 Data Rate CMT IMS EXA KX-RAC KX IX GX FX System