Personal Information
Organización/Lugar de trabajo
Egypt Egypt
Ocupación
Senior Digital Verification Engineer
Sector
Electronics / Computer Hardware
Acerca de
Sameh El-Ashry is working as senior digital verification engineer, with 6+ years of industry experience. He has worked as senior digital verification engineer at Si-Vision, and his work involves the verification of digital wireless communication IPs including PHYs, basebands, MACs, and verification of SerDes IPs. He participated as an expert reviewer at Design Automation Conference (DAC). He has worked as hardware verification engineer in MED at Mentor, a Siemens Business, Cairo, Egypt, where he participated in two of the major projects of the team. He has different published papers at international conferences for memory controllers, NoC, coverage, assertions, and UVM. He received the M.Sc.
Etiquetas
uvm
systemverilog
verification
noc
verilog
digital design
egypt
vsli
vhdl
chip design
ral
coverage
regression
testcase
scripting
planning
simulation
emulation
riscv
dft
power aware
Ver más
Presentaciones
(9)Recomendaciones
(12)How to Write a Research Paper
Jamaica Olazo
•
Hace 10 años
CPU Verification
Ramdas Mozhikunnath
•
Hace 4 años
Build your career in physical ASIC design
Mohammed Essam Abd El Samee
•
Hace 3 años
Behavioral modeling of Clock/Data Recovery
Arrow Devices
•
Hace 10 años
Bidirectional Bus Modelling
Arrow Devices
•
Hace 10 años
Rf receiver design case studies
Phani Kumar
•
Hace 13 años
How to Connect SystemVerilog with Octave
Amiq Consulting
•
Hace 9 años
Keynote at IWLS 2017
Manish Pandey
•
Hace 6 años
UVM Update: Register Package
DVClub
•
Hace 11 años
Writing a survey report
Elena Gómez
•
Hace 14 años
Automated hardware testing using python
Yuvaraja Ravi
•
Hace 8 años
Verification Engineer - Opportunities and Career Path
Ramdas Mozhikunnath
•
Hace 7 años
Personal Information
Organización/Lugar de trabajo
Egypt Egypt
Ocupación
Senior Digital Verification Engineer
Sector
Electronics / Computer Hardware
Acerca de
Sameh El-Ashry is working as senior digital verification engineer, with 6+ years of industry experience. He has worked as senior digital verification engineer at Si-Vision, and his work involves the verification of digital wireless communication IPs including PHYs, basebands, MACs, and verification of SerDes IPs. He participated as an expert reviewer at Design Automation Conference (DAC). He has worked as hardware verification engineer in MED at Mentor, a Siemens Business, Cairo, Egypt, where he participated in two of the major projects of the team. He has different published papers at international conferences for memory controllers, NoC, coverage, assertions, and UVM. He received the M.Sc.
Etiquetas
uvm
systemverilog
verification
noc
verilog
digital design
egypt
vsli
vhdl
chip design
ral
coverage
regression
testcase
scripting
planning
simulation
emulation
riscv
dft
power aware
Ver más