9. CPU & PRIMARY STORAGE DATA BUS ADDRESS BUS CONTROL BUS CPU PRIMARY STORAGE INPUT DEVICES OUTPUT DEVICES SECONDARY STORAGE
10. CENTRAL PROCESSING UNIT (CPU) CONTROL UNIT RAM PRIMARY (MAIN) MEMORY ARITHMETIC/LOGIC UNIT ROM CLOCK
11.
12.
13.
14.
15. ADDRESSES IN MEMORY Each location can hold data Each location is a REGISTER 101 102 103 201 301 202 203 302 303
16.
17.
18. SEQUENTIAL & PARALLEL PROCESSING SEQUENTIAL PARALLEL MASSIVE PARALLEL COMPUTERS CAN HAVE THOUSANDS OF CPUs TO ATTACK LARGE COMPUTING PROBLEMS TASK 1 RESULT TASK 2 RESULT Program CPU Program CPU Program CPU TASK 2 CPU TASK 3 CPU TASK 1 RESULT
19.
20.
21.
22. TRACKS AND SECTORS EACH TRACK HOLDS SAME AMOUNT OF DATA SECTOR TRACKS DIRECTORY ON TRACK 0 START OF TRACKS
23.
24.
25.
26.
27.
28.
29.
30.
31.
32.
33. BATCH PROCESSING KEYBOARD INPUT BATCH OF TRANSACTIONS SORTED TRANSACTION FILE OLD MASTER FILE NEW MASTER FILE VALIDATE AND UPDATE ERROR REPORTS REPORTS