Kunal Doshi

clock to q maximum delay timing violations clock gating setup violation asynchronous signals flip-flop timing frequency hold violation reg-reg path races combinational delay setup time timing analysis latches clock period timing graph minimum delay clock uncertainty hold time