SlideShare una empresa de Scribd logo
1 de 4
RESUME
MD. QAISER REZA
(Assistant Professor)
Address:- H.No:-C-40/A, First Floor.
Shaheen Bagh, Jamia Nagar, New Delhi-25
E-Mail: rezaalam2004@gmail.com
Mobile: +919716929710,+919213387491
Career Objective:
Seeking a challenging and responsible Teaching & Research position in an organization which will provide
me with constructive opportunities for the demonstration and advancement of my technical and academic
skills, and help me use the best of my skills for the progress of the organization as well as my all -round
development
Professional Summary:
• A professional with over 4+ years of experience in Teaching.
• A professional with over 1.6 years of experience in Industry.
• Completed M.Tech (VLSI DESIGN Engineering) from AFSET, affiliated to M.D University, Rohtak
Haryana., from 2011-2013.
• Currently employed as an Assistant Professor in Department of electronics & communication,
ALFALAH UNIVERSITY.
• Taking M.Tech. Lab of VLSI CAD Design Lab (As L-Edit, S-Edit & W-Edit of Tanner Tool) & DSD (ISE
Xilinx Simulation & Synthesis Tools)
• Taking M.Tech. classes of Advance Microprocessor and Microcontroller and CAD VLSI.
• Taking Mathematics Classes of student preparing for Engineering competition In ARSH Coaching
Centre.
• Has been called in BHCET Engineering College as a Lab Expert for Digital Electronics, Microcontroller
and embedded system lab & Circuit Simulation (Multisim) Labs.
• Has been called in BHCET Engineering College as an External Practical Examiner for Digital System
Design, Digital Signal Processing & Network Theory Labs.
• Published & Presented 2 Papers in International Conferences, 2 Papers in National Conferences.
• Attended multiple Seminars & Workshops especially on embedded system.
Experience: July 2009 – Till date
1. Teaching experience ( 4+ years):
Job profile: Presently working as Assistant Professor
Institution Year (from-to) Designation
Alfalah University 1.07.2013 to till date Assistant Professor
Alfalah school of Engineering and
technology
31.07.2011 to 30.06.2013 Guest Lecturer
Alfalah School of Engineering and
Technology
28.02.2011 to 30.07.2011 Lecturer
2. Industry experience:
(1 Year 6 Months Experience in Telecommunications specializing in GSM Network)
Braintech Telecom Pvt. Ltd.
Job Profile: Worked as a Project Engg. (From July 2009-Jan 2011)
(Taimur Nagar, Okhla, New Delhi-65)
Classroom Teaching
• Preparing Course –files consists of Lecture Plan, Notes, Assignments, Attendance, Seasonal Test Papers,
Previous Years Question Papers, and Important Questions at the end of Session etc. of the subjects being
taught in class.
• Academic delivery and due completion for the assigned subjects for the term.
• Used to take presentations on subject’s topic in order to enable students to learn and understand subjects,
make them confident, and develop their personality.
•
Subjects Taught:
• Microprocessor and interfacing
• Microcontroller and embedded system
• CAD VLSI design
• Digital Electronics.
• Analog Electronics
• Network Theory.
• VLSI.
• DSP..
• Digital System Design ( Verilog and VHDL )
• Antenna Wave Propagation.
• Other Electronics’ Subjects.
Labs Taken:-
• VLSI CAD Design Lab (As L-Edit, S-Edit & W-Edit of Tanner Tool)
• Digital System Design Lab (ISE Xilinx Simulation & Synthesis Tools on Verilog & VHDL Module)
• Embedded System Lab ( Keil and MP lab Software ) based on C and Assembly Language.
• Microprocessor and Interfacing Lab.
• Digital Electronics Lab
• Analog Electronics Lab
• Network Theory Lab
• Electronics Circuit Simulation Lab( Multisim Software)
• Basic of Electronics lab.
• Project Lab.(Minor & Major)
Academic & Other Responsibilities :
• Prepared Syllabus –cum-information Booklet for Department of Electronics (AFSET) engineering
B.Tech. Students in consultation with HOD & Director.
• Prepared Question Paper for B.Tech Students. (Science AFSET is an Autonomous Institute)
• Worked as a “Cultural Activity Incharge”.
• Worked as a member of the organising committee for the International Conference, ICRTECV-
2013), Department of Electronics & Communication Engineering, Al-Falah School of Engineering &
Technology, Faridabad, India.
• Worked as a member of the organising committee for the National Conference Papers
(NCAVEC-2014), Department of Electronics & Communication Engineering, Al-Falah School of
Engineering & Technology, Faridabad, India.
Technial Publications :
• Published International Conference Paper (ICRTECV-2013) organized by Deptt. of Electronics
and Communication Engineering Alfalah School of Engineering & technology, Dhauj Faridabad on:
1. Power dissipation sources and optimization techniques in CMOS digital circuits.
2. Power dissipation sources in CMOS VLSI circuits.
• Published National Conference Papers (NCAVEC-2014), Organized by Department of
Electronics & Communication Engineering, Al-Falah School of Engineering & Technology,
Faridabad, India. & Organized by Department of Science & Technology, Government of India.) on:
1. Design and implementation of LDPC on FPGA using Co-simulation
2. Designing Integrator and differentiator using DSP technique
Educational Qualification:
1) TECHNICAL QUALIFICATION:
Degree Branch Institute Year Percentage
M.Tech VLSI Design Maharishi Dayanand
University, Rohtak
2013
(July)
75.15
B.E Electronics &
Communication Engg.
JamiaMilliaIslamia
University New Delhi
2009
﴾ Feb﴿
74.71
Diploma Electronics JamiaMilliaIslamia
University New Delhi
2004
﴾ Sep﴿
78
2) ACADEMIC QUALIFICATION:
• High school from B.S.E.B with 71%
Project/Thesis:
• A Thesis on “Verilog Simulation and Power Estimation of ISCAS/74X Benchmark Circuit” In
Maharishi Dayanad University during M.Tech.
• Study project on ‘GSM’ in Dept. of Electronic & Communication Jamia Millia Islamia University
during B.E.
• Project on “EPROM based Moving Message Display”in University Polytechnic Jamia Millia Islamia
University during Diploma
Personal Details:
Father’s Name: - Md. Zafir Alam
Mother’s Name: - Hejab Sabra Khatoon
Date Of Birth: - 15th
august 1984
Sex: - Male
Language Known: - English, Hindi& Urdu
Attitude: - Polite, Understanding, Decent
Marital Status:-single
Permanent Address : - Vill,+ Post- Madhopur , Via- Chiraiya
Dist,- East-champaran (Motihari), Bihar-845415.
Passport Details:
Passport No: M0257568
Date of Issue: 22/07/204
Date of Expiry: 21/07/2024
Declaration
I, hereby declare that the above–mentioned information is true to the best of my knowledge & belief.
Date:
Place: New Delhi (MD. QAISER
REZA)

Más contenido relacionado

La actualidad más candente (19)

Neil CV - pdf4
Neil CV - pdf4Neil CV - pdf4
Neil CV - pdf4
 
roshi_negi
roshi_negiroshi_negi
roshi_negi
 
Karar CV112
Karar CV112Karar CV112
Karar CV112
 
Resume_2015
Resume_2015Resume_2015
Resume_2015
 
A1 Resume-DRUdaykumar Naik
A1 Resume-DRUdaykumar NaikA1 Resume-DRUdaykumar Naik
A1 Resume-DRUdaykumar Naik
 
kannaaa modified
kannaaa modifiedkannaaa modified
kannaaa modified
 
MSc resume
MSc resumeMSc resume
MSc resume
 
Mush cv E.E
Mush cv E.EMush cv E.E
Mush cv E.E
 
C.V. ZOU Cheng
C.V. ZOU ChengC.V. ZOU Cheng
C.V. ZOU Cheng
 
Gowtham kanakasabapathy resume
Gowtham kanakasabapathy resumeGowtham kanakasabapathy resume
Gowtham kanakasabapathy resume
 
STEFFI.J
STEFFI.JSTEFFI.J
STEFFI.J
 
Daniel Cahall Spring 2016 Resume
Daniel Cahall Spring 2016 ResumeDaniel Cahall Spring 2016 Resume
Daniel Cahall Spring 2016 Resume
 
FDW on wireless technologies information brochure may 2012
FDW on wireless technologies information brochure may 2012FDW on wireless technologies information brochure may 2012
FDW on wireless technologies information brochure may 2012
 
resume (1)
resume (1)resume (1)
resume (1)
 
ResumeS15
ResumeS15ResumeS15
ResumeS15
 
PV resume (2)
PV resume (2)PV resume (2)
PV resume (2)
 
Drew_Mathias_Resume
Drew_Mathias_ResumeDrew_Mathias_Resume
Drew_Mathias_Resume
 
Maniteja_Nandana_resume
Maniteja_Nandana_resumeManiteja_Nandana_resume
Maniteja_Nandana_resume
 
CustomerCopy.docx1
CustomerCopy.docx1CustomerCopy.docx1
CustomerCopy.docx1
 

Similar a qaiser updated resume

Summer trainingsoftware 2011
Summer trainingsoftware 2011Summer trainingsoftware 2011
Summer trainingsoftware 2011
dkhari
 
Industrial trainingsoftware 2011
Industrial trainingsoftware 2011Industrial trainingsoftware 2011
Industrial trainingsoftware 2011
dkhari
 
LUBNA_Resume
LUBNA_ResumeLUBNA_Resume
LUBNA_Resume
Lubna PP
 
Manvendra_Jain_2.5_Years_Electrical_Apr_2016
Manvendra_Jain_2.5_Years_Electrical_Apr_2016Manvendra_Jain_2.5_Years_Electrical_Apr_2016
Manvendra_Jain_2.5_Years_Electrical_Apr_2016
Manav Jain
 
Course Presentation: Electronic & Computer Engineering
Course Presentation: Electronic & Computer EngineeringCourse Presentation: Electronic & Computer Engineering
Course Presentation: Electronic & Computer Engineering
Brunel University
 
Ting Chun Wang Resume
Ting Chun Wang Resume Ting Chun Wang Resume
Ting Chun Wang Resume
Kevin Wang
 
freshertestingcv-130311233944-phpapp02
freshertestingcv-130311233944-phpapp02freshertestingcv-130311233944-phpapp02
freshertestingcv-130311233944-phpapp02
Basavalingappa. .
 
RESUME_LAKSHYA_GARG
RESUME_LAKSHYA_GARGRESUME_LAKSHYA_GARG
RESUME_LAKSHYA_GARG
Lakshya6727
 
Jawad Ali Resume
Jawad Ali ResumeJawad Ali Resume
Jawad Ali Resume
Jawad Ali
 

Similar a qaiser updated resume (20)

Summer trainingsoftware 2011
Summer trainingsoftware 2011Summer trainingsoftware 2011
Summer trainingsoftware 2011
 
Manish resume for company
Manish resume for companyManish resume for company
Manish resume for company
 
Industrial trainingsoftware 2011
Industrial trainingsoftware 2011Industrial trainingsoftware 2011
Industrial trainingsoftware 2011
 
LUBNA_Resume
LUBNA_ResumeLUBNA_Resume
LUBNA_Resume
 
SHRI RAM GROUP JABALPUR
SHRI RAM GROUP JABALPURSHRI RAM GROUP JABALPUR
SHRI RAM GROUP JABALPUR
 
2014 entry electrical engineering
2014 entry electrical engineering2014 entry electrical engineering
2014 entry electrical engineering
 
Manvendra_Jain_2.5_Years_Electrical_Apr_2016
Manvendra_Jain_2.5_Years_Electrical_Apr_2016Manvendra_Jain_2.5_Years_Electrical_Apr_2016
Manvendra_Jain_2.5_Years_Electrical_Apr_2016
 
shridhar cv
shridhar cvshridhar cv
shridhar cv
 
Updated resume
Updated resumeUpdated resume
Updated resume
 
LNBALAI-RESUME
LNBALAI-RESUMELNBALAI-RESUME
LNBALAI-RESUME
 
Course Presentation: Electronic & Computer Engineering
Course Presentation: Electronic & Computer EngineeringCourse Presentation: Electronic & Computer Engineering
Course Presentation: Electronic & Computer Engineering
 
Ting Chun Wang Resume
Ting Chun Wang Resume Ting Chun Wang Resume
Ting Chun Wang Resume
 
freshertestingcv-130311233944-phpapp02
freshertestingcv-130311233944-phpapp02freshertestingcv-130311233944-phpapp02
freshertestingcv-130311233944-phpapp02
 
Technology Action Plan
Technology Action PlanTechnology Action Plan
Technology Action Plan
 
Resume_Rajesh_2016
Resume_Rajesh_2016Resume_Rajesh_2016
Resume_Rajesh_2016
 
4.39 te-electronics-engg
4.39 te-electronics-engg4.39 te-electronics-engg
4.39 te-electronics-engg
 
RESUME_LAKSHYA_GARG
RESUME_LAKSHYA_GARGRESUME_LAKSHYA_GARG
RESUME_LAKSHYA_GARG
 
Digital System Design with FPGAs Lab Manual.pdf
Digital System Design with FPGAs Lab Manual.pdfDigital System Design with FPGAs Lab Manual.pdf
Digital System Design with FPGAs Lab Manual.pdf
 
Jawad Ali Resume
Jawad Ali ResumeJawad Ali Resume
Jawad Ali Resume
 
CURRICULUM VITAE
CURRICULUM  VITAECURRICULUM  VITAE
CURRICULUM VITAE
 

qaiser updated resume

  • 1. RESUME MD. QAISER REZA (Assistant Professor) Address:- H.No:-C-40/A, First Floor. Shaheen Bagh, Jamia Nagar, New Delhi-25 E-Mail: rezaalam2004@gmail.com Mobile: +919716929710,+919213387491 Career Objective: Seeking a challenging and responsible Teaching & Research position in an organization which will provide me with constructive opportunities for the demonstration and advancement of my technical and academic skills, and help me use the best of my skills for the progress of the organization as well as my all -round development Professional Summary: • A professional with over 4+ years of experience in Teaching. • A professional with over 1.6 years of experience in Industry. • Completed M.Tech (VLSI DESIGN Engineering) from AFSET, affiliated to M.D University, Rohtak Haryana., from 2011-2013. • Currently employed as an Assistant Professor in Department of electronics & communication, ALFALAH UNIVERSITY. • Taking M.Tech. Lab of VLSI CAD Design Lab (As L-Edit, S-Edit & W-Edit of Tanner Tool) & DSD (ISE Xilinx Simulation & Synthesis Tools) • Taking M.Tech. classes of Advance Microprocessor and Microcontroller and CAD VLSI. • Taking Mathematics Classes of student preparing for Engineering competition In ARSH Coaching Centre. • Has been called in BHCET Engineering College as a Lab Expert for Digital Electronics, Microcontroller and embedded system lab & Circuit Simulation (Multisim) Labs. • Has been called in BHCET Engineering College as an External Practical Examiner for Digital System Design, Digital Signal Processing & Network Theory Labs. • Published & Presented 2 Papers in International Conferences, 2 Papers in National Conferences. • Attended multiple Seminars & Workshops especially on embedded system. Experience: July 2009 – Till date 1. Teaching experience ( 4+ years): Job profile: Presently working as Assistant Professor Institution Year (from-to) Designation Alfalah University 1.07.2013 to till date Assistant Professor Alfalah school of Engineering and technology 31.07.2011 to 30.06.2013 Guest Lecturer Alfalah School of Engineering and Technology 28.02.2011 to 30.07.2011 Lecturer 2. Industry experience: (1 Year 6 Months Experience in Telecommunications specializing in GSM Network) Braintech Telecom Pvt. Ltd. Job Profile: Worked as a Project Engg. (From July 2009-Jan 2011) (Taimur Nagar, Okhla, New Delhi-65)
  • 2. Classroom Teaching • Preparing Course –files consists of Lecture Plan, Notes, Assignments, Attendance, Seasonal Test Papers, Previous Years Question Papers, and Important Questions at the end of Session etc. of the subjects being taught in class. • Academic delivery and due completion for the assigned subjects for the term. • Used to take presentations on subject’s topic in order to enable students to learn and understand subjects, make them confident, and develop their personality. • Subjects Taught: • Microprocessor and interfacing • Microcontroller and embedded system • CAD VLSI design • Digital Electronics. • Analog Electronics • Network Theory. • VLSI. • DSP.. • Digital System Design ( Verilog and VHDL ) • Antenna Wave Propagation. • Other Electronics’ Subjects. Labs Taken:- • VLSI CAD Design Lab (As L-Edit, S-Edit & W-Edit of Tanner Tool) • Digital System Design Lab (ISE Xilinx Simulation & Synthesis Tools on Verilog & VHDL Module) • Embedded System Lab ( Keil and MP lab Software ) based on C and Assembly Language. • Microprocessor and Interfacing Lab. • Digital Electronics Lab • Analog Electronics Lab • Network Theory Lab • Electronics Circuit Simulation Lab( Multisim Software) • Basic of Electronics lab. • Project Lab.(Minor & Major) Academic & Other Responsibilities : • Prepared Syllabus –cum-information Booklet for Department of Electronics (AFSET) engineering B.Tech. Students in consultation with HOD & Director. • Prepared Question Paper for B.Tech Students. (Science AFSET is an Autonomous Institute) • Worked as a “Cultural Activity Incharge”. • Worked as a member of the organising committee for the International Conference, ICRTECV- 2013), Department of Electronics & Communication Engineering, Al-Falah School of Engineering & Technology, Faridabad, India. • Worked as a member of the organising committee for the National Conference Papers (NCAVEC-2014), Department of Electronics & Communication Engineering, Al-Falah School of Engineering & Technology, Faridabad, India. Technial Publications : • Published International Conference Paper (ICRTECV-2013) organized by Deptt. of Electronics and Communication Engineering Alfalah School of Engineering & technology, Dhauj Faridabad on:
  • 3. 1. Power dissipation sources and optimization techniques in CMOS digital circuits. 2. Power dissipation sources in CMOS VLSI circuits. • Published National Conference Papers (NCAVEC-2014), Organized by Department of Electronics & Communication Engineering, Al-Falah School of Engineering & Technology, Faridabad, India. & Organized by Department of Science & Technology, Government of India.) on: 1. Design and implementation of LDPC on FPGA using Co-simulation 2. Designing Integrator and differentiator using DSP technique Educational Qualification: 1) TECHNICAL QUALIFICATION: Degree Branch Institute Year Percentage M.Tech VLSI Design Maharishi Dayanand University, Rohtak 2013 (July) 75.15 B.E Electronics & Communication Engg. JamiaMilliaIslamia University New Delhi 2009 ﴾ Feb﴿ 74.71 Diploma Electronics JamiaMilliaIslamia University New Delhi 2004 ﴾ Sep﴿ 78 2) ACADEMIC QUALIFICATION: • High school from B.S.E.B with 71% Project/Thesis: • A Thesis on “Verilog Simulation and Power Estimation of ISCAS/74X Benchmark Circuit” In Maharishi Dayanad University during M.Tech. • Study project on ‘GSM’ in Dept. of Electronic & Communication Jamia Millia Islamia University during B.E. • Project on “EPROM based Moving Message Display”in University Polytechnic Jamia Millia Islamia University during Diploma Personal Details: Father’s Name: - Md. Zafir Alam Mother’s Name: - Hejab Sabra Khatoon Date Of Birth: - 15th august 1984 Sex: - Male Language Known: - English, Hindi& Urdu Attitude: - Polite, Understanding, Decent Marital Status:-single Permanent Address : - Vill,+ Post- Madhopur , Via- Chiraiya Dist,- East-champaran (Motihari), Bihar-845415. Passport Details: Passport No: M0257568 Date of Issue: 22/07/204 Date of Expiry: 21/07/2024 Declaration I, hereby declare that the above–mentioned information is true to the best of my knowledge & belief.
  • 4. Date: Place: New Delhi (MD. QAISER REZA)