SlideShare una empresa de Scribd logo
1 de 14
Direct Memory
Access(DMA)
A PRESENTATION BY : KARAN KAUSHIK, RAHUL NAIR, PIYUSH GUPTA, VINIT SATHE
“DIRECT MEMORY ACCESS (DMA) IS A FEATURE OF
COMPUTERIZED SYSTEMS THAT ALLOWS CERTAIN HARDWARE
SUBSYSTEMS TO ACCESS MAIN SYSTEM
MEMORY INDEPENDENTLY OF THE CENTRAL PROCESSING
UNIT (CPU).”
-WIKIPEDIA
“Direct memory access (DMA) is a means of having a
peripheral device control a processor's memory bus
directly.”
-Anonymous
 The direct memory access (DMA) I/O technique provides direct access to the
memory while the microprocessor is temporarily disabled.
 I/O devices are connected to system bus via a special interference circuit
known as “DMA Controller”.
 In DMA, both CPU and DMA controller have access to main memory via a
shared system bus having data, address and control lines.
 A DMA controller temporarily borrows the address bus, data bus, and control
bus from the microprocessor and transfers the data bytes directly between an
I/O port and a series of memory locations.
 The DMA transfer is also used to do high-speed memory-to memory transfers.
 DMA transfer can be done in two ways.
DMA vs. NO DMA
Without DMA With DMA
When the CPU is
using programmed input/output, it
is typically fully occupied for the
entire duration of the read or write
operation, and is thus unavailable
to perform other work.
The CPU initiates the transfer, does
other operations while the transfer
is in progress, and receives
an interrupt from the DMA
controller when the operation is
done.
This feature is useful any time the CPU cannot keep up with the
rate of data transfer, or where the CPU needs to perform useful
work while waiting for a relatively slow I/O data transfer.
DMA Initialization
 DMA controllers require initialization by software. Typical setup
parameters include the base address of the source area, the base
address of the destination area, the length of the block, and whether
the DMA controller should generate a processor interrupt once the
block transfer is complete.
Types of DMA transfer:1.DMA transfer
block
 In this DMA mode , DMA controller is master of memory bus.
 This mode is needed by the secondary memory like disk drives, that have
data transmission and are no to be stopped or slowed without any loss of
data transfer of blocks.
 Block DMA transfer supports faster I/O data transfer rates but the CPU
remains inactive for relatively long period by tieing up the system bus.
2.Cycle Stealing
 In this method, system allows DMA controller to use system bus to transfer
one word, after which it should return back control of bus to CPU.
 This method reduces maximum I/O transfer rates
 It also reduces interference of DMA controller in CPU memory access
 It is completely eliminated by designing DMA interface so that system bus
cycles are stolen only when CPU is not actually using system bus.
 This is also called as Transparent DMA
DMA Data Tranfer: Block Diagram
Data Transfer: Block Components
 Two control signals are used to request and acknowledge a DMA transfer .
 The HOLD signal is a bus request signal which asks the microprocessor to
release control of the buses after the current bus cycle.
 The HLDA signal is a bus grant signal which indicates that the
microprocessor has indeed released control of its buses by placing the
buses at their high-impedance states.
 DREQi (DMA request): Used to request a DMA transfer for a particular DMA
channel.
 DACKi (DMA channel acknowledge): Acknowledges a channel DMA
request from a device.
DMA Data Transfer
Data transfer technique directly between memory and I/O device
Steps:
1. I/O device asserts DRQ signal.
2.DMA controller sends HOLD signal to CPU
3.CPU sends HLDA back to DMA controller
4.DMA controller give DMA acknowledgment back to I/O.
DMA Data Transfer
5.DMA controller places memory address on address bus
6.DMA controller updates memory address register and word counter register
7.When DC register becomes zero ,DMA controller sets HOLD=0
8.Data transfer process terminates and processor regain control of system
bus.
Advantages of DMA
 DMA allows a peripheral device to read from/write to memory without
going through the CPU
 DMA allows for faster processing since the processor can be working on
something else while the peripheral can be populating memory.
Disadvantages of DMA
 DMA transfer requires a DMA controller to carry out the operation, hence
cost of the system increases.
 Cache Coherence problems.
Cache Coherency
 Cache coherency refers to the
consistency of data stored in local
caches of a shared resource.

Más contenido relacionado

La actualidad más candente

8257 DMA Controller
8257 DMA Controller8257 DMA Controller
8257 DMA ControllerShivamSood22
 
Computer architecture memory system
Computer architecture memory systemComputer architecture memory system
Computer architecture memory systemMazin Alwaaly
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memoryDeepak John
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.CS_GDRCST
 
Direct Memory Access & Interrrupts
Direct Memory Access & InterrruptsDirect Memory Access & Interrrupts
Direct Memory Access & InterrruptsSharmilaChidaravalli
 
Direct Memory Access (DMA)-Working and Implementation
Direct Memory Access (DMA)-Working and ImplementationDirect Memory Access (DMA)-Working and Implementation
Direct Memory Access (DMA)-Working and ImplementationShubham Kumar
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organizationMazin Alwaaly
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architectureFaisal Hussain
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory AccessTuqa Rmahi
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycleutsav_shah
 
Computer architecture cache memory
Computer architecture cache memoryComputer architecture cache memory
Computer architecture cache memoryMazin Alwaaly
 
Flynns classification
Flynns classificationFlynns classification
Flynns classificationYasir Khan
 
Modes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationModes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationMOHIT AGARWAL
 

La actualidad más candente (20)

Interrupts
InterruptsInterrupts
Interrupts
 
Memory system
Memory systemMemory system
Memory system
 
Dram and its types
Dram and its typesDram and its types
Dram and its types
 
8257 DMA Controller
8257 DMA Controller8257 DMA Controller
8257 DMA Controller
 
Computer architecture memory system
Computer architecture memory systemComputer architecture memory system
Computer architecture memory system
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memory
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Direct Memory Access & Interrrupts
Direct Memory Access & InterrruptsDirect Memory Access & Interrrupts
Direct Memory Access & Interrrupts
 
Direct Memory Access (DMA)-Working and Implementation
Direct Memory Access (DMA)-Working and ImplementationDirect Memory Access (DMA)-Working and Implementation
Direct Memory Access (DMA)-Working and Implementation
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architecture
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
 
Direct access memory
Direct access memoryDirect access memory
Direct access memory
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
 
Interrupts and types of interrupts
Interrupts and types of interruptsInterrupts and types of interrupts
Interrupts and types of interrupts
 
DMA operation
DMA operationDMA operation
DMA operation
 
Computer architecture cache memory
Computer architecture cache memoryComputer architecture cache memory
Computer architecture cache memory
 
Flynns classification
Flynns classificationFlynns classification
Flynns classification
 
DDR SDRAMs
DDR SDRAMsDDR SDRAMs
DDR SDRAMs
 
Modes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationModes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output Organization
 

Destacado

8237 / 8257 DMA
8237 / 8257 DMA8237 / 8257 DMA
8237 / 8257 DMAAJAL A J
 
Direct memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA ControllerDirect memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA ControllerMuhammed Afsal Villan
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory AccessSanjay Saluth
 
8279 in microprocessor
8279 in microprocessor8279 in microprocessor
8279 in microprocessorAisu
 
Virtual memory
Virtual memoryVirtual memory
Virtual memoryAnuj Modi
 
Introduction to digital computer
Introduction to digital computerIntroduction to digital computer
Introduction to digital computergourav kottawar
 
N301 Von Neumann Architecture
N301 Von Neumann ArchitectureN301 Von Neumann Architecture
N301 Von Neumann Architectureguest3b9707
 
DMA controller intel 8257
DMA controller intel 8257DMA controller intel 8257
DMA controller intel 8257Daniel Ilunga
 
Deadlocks in operating system
Deadlocks in operating systemDeadlocks in operating system
Deadlocks in operating systemSara Ali
 
Computer Languages....ppt
Computer Languages....pptComputer Languages....ppt
Computer Languages....ppthashgeneration
 
8237 dma controller
8237 dma controller8237 dma controller
8237 dma controllerTech_MX
 

Destacado (16)

8237 / 8257 DMA
8237 / 8257 DMA8237 / 8257 DMA
8237 / 8257 DMA
 
Direct memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA ControllerDirect memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA Controller
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
 
8279 in microprocessor
8279 in microprocessor8279 in microprocessor
8279 in microprocessor
 
Architecture presentation
Architecture presentationArchitecture presentation
Architecture presentation
 
Virtual memory
Virtual memoryVirtual memory
Virtual memory
 
Introduction to digital computer
Introduction to digital computerIntroduction to digital computer
Introduction to digital computer
 
N301 Von Neumann Architecture
N301 Von Neumann ArchitectureN301 Von Neumann Architecture
N301 Von Neumann Architecture
 
Aca2 09 new
Aca2 09 newAca2 09 new
Aca2 09 new
 
DMA controller intel 8257
DMA controller intel 8257DMA controller intel 8257
DMA controller intel 8257
 
Deadlocks in operating system
Deadlocks in operating systemDeadlocks in operating system
Deadlocks in operating system
 
Deadlock ppt
Deadlock ppt Deadlock ppt
Deadlock ppt
 
Ntroduction to computer architecture and organization
Ntroduction to computer architecture and organizationNtroduction to computer architecture and organization
Ntroduction to computer architecture and organization
 
Computer Languages....ppt
Computer Languages....pptComputer Languages....ppt
Computer Languages....ppt
 
8237 dma controller
8237 dma controller8237 dma controller
8237 dma controller
 
Computer languages 11
Computer languages 11Computer languages 11
Computer languages 11
 

Similar a Direct Memory Access(DMA)

fathima.pptxjhvjhvjhvjhvhvjhchvhvjvjhvjhj
fathima.pptxjhvjhvjhvjhvhvjhchvhvjvjhvjhjfathima.pptxjhvjhvjhvjhvhvjhchvhvjvjhvjhj
fathima.pptxjhvjhvjhvjhvhvjhchvhvjvjhvjhjKashinathvpillai
 
coadma-150401131446-conversion-gate01.pptx
coadma-150401131446-conversion-gate01.pptxcoadma-150401131446-conversion-gate01.pptx
coadma-150401131446-conversion-gate01.pptxKashinathvpillai
 
Direct Memory Access (DMA).pptx
Direct Memory Access (DMA).pptxDirect Memory Access (DMA).pptx
Direct Memory Access (DMA).pptxAbidShahriar3
 
DMA airctecture.pptx
DMA airctecture.pptxDMA airctecture.pptx
DMA airctecture.pptxsuryansh85
 
DMA Versus Polling or Interrupt Driven I/O
DMA Versus Polling or Interrupt Driven I/ODMA Versus Polling or Interrupt Driven I/O
DMA Versus Polling or Interrupt Driven I/Osathish sak
 
Dma and dma controller 8237
Dma and dma controller 8237Dma and dma controller 8237
Dma and dma controller 8237Ashwini Awatare
 
Direct memory access (DMA) is a function that allows an inputoutput.pdf
Direct memory access (DMA) is a function that allows an inputoutput.pdfDirect memory access (DMA) is a function that allows an inputoutput.pdf
Direct memory access (DMA) is a function that allows an inputoutput.pdfaptex1
 
Direct memory access
Direct memory accessDirect memory access
Direct memory accessWBUTTUTORIALS
 
discuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfdiscuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfinfo998421
 
Dma data transfer
Dma data transferDma data transfer
Dma data transferchemjor83
 
4.programmable dma controller 8257
4.programmable dma controller 82574.programmable dma controller 8257
4.programmable dma controller 8257MdFazleRabbi18
 

Similar a Direct Memory Access(DMA) (20)

fathima.pptxjhvjhvjhvjhvhvjhchvhvjvjhvjhj
fathima.pptxjhvjhvjhvjhvhvjhchvhvjvjhvjhjfathima.pptxjhvjhvjhvjhvhvjhchvhvjvjhvjhj
fathima.pptxjhvjhvjhvjhvhvjhchvhvjvjhvjhj
 
coadma-150401131446-conversion-gate01.pptx
coadma-150401131446-conversion-gate01.pptxcoadma-150401131446-conversion-gate01.pptx
coadma-150401131446-conversion-gate01.pptx
 
Direct Memory Access (DMA).pptx
Direct Memory Access (DMA).pptxDirect Memory Access (DMA).pptx
Direct Memory Access (DMA).pptx
 
DMA airctecture.pptx
DMA airctecture.pptxDMA airctecture.pptx
DMA airctecture.pptx
 
Direct access memory
Direct access memoryDirect access memory
Direct access memory
 
DMA Versus Polling or Interrupt Driven I/O
DMA Versus Polling or Interrupt Driven I/ODMA Versus Polling or Interrupt Driven I/O
DMA Versus Polling or Interrupt Driven I/O
 
ppppptttt.pdf
ppppptttt.pdfppppptttt.pdf
ppppptttt.pdf
 
Dma and dma controller 8237
Dma and dma controller 8237Dma and dma controller 8237
Dma and dma controller 8237
 
Dma
DmaDma
Dma
 
1 STM32's DMA.ppt
1 STM32's DMA.ppt1 STM32's DMA.ppt
1 STM32's DMA.ppt
 
Direct memory access (DMA) is a function that allows an inputoutput.pdf
Direct memory access (DMA) is a function that allows an inputoutput.pdfDirect memory access (DMA) is a function that allows an inputoutput.pdf
Direct memory access (DMA) is a function that allows an inputoutput.pdf
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
 
discuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfdiscuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdf
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Dma data transfer
Dma data transferDma data transfer
Dma data transfer
 
4.programmable dma controller 8257
4.programmable dma controller 82574.programmable dma controller 8257
4.programmable dma controller 8257
 
ch -6 IO.pptx
ch -6 IO.pptxch -6 IO.pptx
ch -6 IO.pptx
 
I/O Management
I/O ManagementI/O Management
I/O Management
 
Cpi unit 01
Cpi unit 01Cpi unit 01
Cpi unit 01
 
H n q & a
H n q & aH n q & a
H n q & a
 

Último

University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdfKamal Acharya
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756dollysharma2066
 
Call Girls Wakad Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Wakad Call Me 7737669865 Budget Friendly No Advance BookingCall Girls Wakad Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Wakad Call Me 7737669865 Budget Friendly No Advance Bookingroncy bisnoi
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . pptDineshKumar4165
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfJiananWang21
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptMsecMca
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlysanyuktamishra911
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfRagavanV2
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VDineshKumar4165
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXssuser89054b
 
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...Call Girls in Nagpur High Profile
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Arindam Chakraborty, Ph.D., P.E. (CA, TX)
 
Double rodded leveling 1 pdf activity 01
Double rodded leveling 1 pdf activity 01Double rodded leveling 1 pdf activity 01
Double rodded leveling 1 pdf activity 01KreezheaRecto
 
Unit 2- Effective stress & Permeability.pdf
Unit 2- Effective stress & Permeability.pdfUnit 2- Effective stress & Permeability.pdf
Unit 2- Effective stress & Permeability.pdfRagavanV2
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Call Girls in Nagpur High Profile
 
Block diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.pptBlock diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.pptNANDHAKUMARA10
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordAsst.prof M.Gokilavani
 

Último (20)

University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdf
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
 
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
 
Call Girls in Netaji Nagar, Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Netaji Nagar, Delhi 💯 Call Us 🔝9953056974 🔝 Escort ServiceCall Girls in Netaji Nagar, Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Netaji Nagar, Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
 
Call Girls Wakad Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Wakad Call Me 7737669865 Budget Friendly No Advance BookingCall Girls Wakad Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Wakad Call Me 7737669865 Budget Friendly No Advance Booking
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.ppt
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdf
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
 
NFPA 5000 2024 standard .
NFPA 5000 2024 standard                                  .NFPA 5000 2024 standard                                  .
NFPA 5000 2024 standard .
 
Double rodded leveling 1 pdf activity 01
Double rodded leveling 1 pdf activity 01Double rodded leveling 1 pdf activity 01
Double rodded leveling 1 pdf activity 01
 
Unit 2- Effective stress & Permeability.pdf
Unit 2- Effective stress & Permeability.pdfUnit 2- Effective stress & Permeability.pdf
Unit 2- Effective stress & Permeability.pdf
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
 
Block diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.pptBlock diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.ppt
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
 

Direct Memory Access(DMA)

  • 1. Direct Memory Access(DMA) A PRESENTATION BY : KARAN KAUSHIK, RAHUL NAIR, PIYUSH GUPTA, VINIT SATHE
  • 2. “DIRECT MEMORY ACCESS (DMA) IS A FEATURE OF COMPUTERIZED SYSTEMS THAT ALLOWS CERTAIN HARDWARE SUBSYSTEMS TO ACCESS MAIN SYSTEM MEMORY INDEPENDENTLY OF THE CENTRAL PROCESSING UNIT (CPU).” -WIKIPEDIA “Direct memory access (DMA) is a means of having a peripheral device control a processor's memory bus directly.” -Anonymous
  • 3.  The direct memory access (DMA) I/O technique provides direct access to the memory while the microprocessor is temporarily disabled.  I/O devices are connected to system bus via a special interference circuit known as “DMA Controller”.  In DMA, both CPU and DMA controller have access to main memory via a shared system bus having data, address and control lines.  A DMA controller temporarily borrows the address bus, data bus, and control bus from the microprocessor and transfers the data bytes directly between an I/O port and a series of memory locations.  The DMA transfer is also used to do high-speed memory-to memory transfers.  DMA transfer can be done in two ways.
  • 4. DMA vs. NO DMA Without DMA With DMA When the CPU is using programmed input/output, it is typically fully occupied for the entire duration of the read or write operation, and is thus unavailable to perform other work. The CPU initiates the transfer, does other operations while the transfer is in progress, and receives an interrupt from the DMA controller when the operation is done. This feature is useful any time the CPU cannot keep up with the rate of data transfer, or where the CPU needs to perform useful work while waiting for a relatively slow I/O data transfer.
  • 5. DMA Initialization  DMA controllers require initialization by software. Typical setup parameters include the base address of the source area, the base address of the destination area, the length of the block, and whether the DMA controller should generate a processor interrupt once the block transfer is complete.
  • 6. Types of DMA transfer:1.DMA transfer block  In this DMA mode , DMA controller is master of memory bus.  This mode is needed by the secondary memory like disk drives, that have data transmission and are no to be stopped or slowed without any loss of data transfer of blocks.  Block DMA transfer supports faster I/O data transfer rates but the CPU remains inactive for relatively long period by tieing up the system bus.
  • 7. 2.Cycle Stealing  In this method, system allows DMA controller to use system bus to transfer one word, after which it should return back control of bus to CPU.  This method reduces maximum I/O transfer rates  It also reduces interference of DMA controller in CPU memory access  It is completely eliminated by designing DMA interface so that system bus cycles are stolen only when CPU is not actually using system bus.  This is also called as Transparent DMA
  • 8. DMA Data Tranfer: Block Diagram
  • 9. Data Transfer: Block Components  Two control signals are used to request and acknowledge a DMA transfer .  The HOLD signal is a bus request signal which asks the microprocessor to release control of the buses after the current bus cycle.  The HLDA signal is a bus grant signal which indicates that the microprocessor has indeed released control of its buses by placing the buses at their high-impedance states.  DREQi (DMA request): Used to request a DMA transfer for a particular DMA channel.  DACKi (DMA channel acknowledge): Acknowledges a channel DMA request from a device.
  • 10. DMA Data Transfer Data transfer technique directly between memory and I/O device Steps: 1. I/O device asserts DRQ signal. 2.DMA controller sends HOLD signal to CPU 3.CPU sends HLDA back to DMA controller 4.DMA controller give DMA acknowledgment back to I/O.
  • 11. DMA Data Transfer 5.DMA controller places memory address on address bus 6.DMA controller updates memory address register and word counter register 7.When DC register becomes zero ,DMA controller sets HOLD=0 8.Data transfer process terminates and processor regain control of system bus.
  • 12. Advantages of DMA  DMA allows a peripheral device to read from/write to memory without going through the CPU  DMA allows for faster processing since the processor can be working on something else while the peripheral can be populating memory.
  • 13. Disadvantages of DMA  DMA transfer requires a DMA controller to carry out the operation, hence cost of the system increases.  Cache Coherence problems.
  • 14. Cache Coherency  Cache coherency refers to the consistency of data stored in local caches of a shared resource.