SlideShare a Scribd company logo
1 of 28
By:
Siti Sabariah Hj. Salihin
Electrical Engineering Department
DEE2034 : DIGITAL ELECTRONICS
1
CHAPTER 6 : REGISTER
Course Learning Outcomes, CLO
Upon completion of the course, students should be able to:
 CLO 3 : Draw logics diagrams, truth tables and timing diagrams for
all common flip flops and use these to implement sequential logic
circuits correctly.
CHAPTER 6 : REGISTER
DEE2034 : DIGITAL ELECTRONICS
Upon completion of this Chapter, students should be able to:
6.1 Understand the concepts and applications of registers and shift
Registers.
6.1.1 Classify the Shift Register according to the methods of data
input/output: SISO, PIPO, SIPO, PISO.
6.1.2 State the applications of Shift registers listed in 6.1.1
6.1.3 Interpret the Operation and circuit of Shift Register listed in
6.1.1
6.1.4 Interpret the Operation and application of an integrated
circuits
Shift Register listed in 6.1.1
6.1.5 Explain the application of Shift Register as arithmetic circuits:
6.1.6 Explain the operations and application of Ring Counters and
Johnson Counter
CHAPTER 6 : REGISTER
DEE2034 : DIGITAL ELECTRONICS
Introduction – Shift Register
4
 Shift registers are constructed using several flip-
flop, connected in such a way to STORE and
TRANSFER/ Shift digital data.
 Basically, D flip-flop is used. The input data
(either ‘0’ or ‘1’) is applied to the D terminal and
the data will be stored at Q during
positive/negative-edge transition of the clock
pulse. D Q
Q
DEE2034 : DIGITAL ELECTRONICS
5
 One D FF is used to store 1-bit of data. Thus, the
number of flip-flops used is the same with the
number of bit stored.
 Shift register mean that the data in each FF can be
transferred/move to other FF upon edge triggering
of the clock signal.
 Four types of data movement in shift register are:-
 Parallel in / parallel out (PIPO)
 Serial in / serial out (SISO)
 Parallel in / serial out (PISO)
 Serial in / parallel out (SIPO)
Shift Register
DEE2034 : DIGITAL ELECTRONICS
6
Serial Parallel
•Movement of N-bit data
require N number of CLK
pulses. Thus, the operation is
slow.
•Only one FF is required to be
connected at the output
terminal, thus only one wire is
required.
•Require only one CLK pulse
to transfer all N-bit of data.
Thus, operation is faster than
serial.
•Required N number of
connection to the output
terminal, which is proportional
to the number of bit. Thus, too
many connection is required.
 Serial Data VS Parallel Data movement
DEE2034 : DIGITAL ELECTRONICS
7
D Q2
CP
D Q1
CP
D Q3
CP
D Q0
CP
D3 D2 D1 D0
Q3 Q2 Q1 Q0
 Flip-flop configuration for PIPO register.
CLK
DEE2034 : DIGITAL ELECTRONICS
Parallel in / parallel out (PIPO)
8
PIPO data movement.
Q3
Q2
CLK
Q1
Q0
1 0 1 1 1
0
0
0
0
1 0 10 0
0
0
1 1 1 1
0 0 1 0
D3
D2
D1
D0
1
0
1
0
0
1
1
0
9
 Flip-flop connection for SISO.
D Q1
FF1
CP
D Q2
FF2
CP
D Q0
FF0
CP
D Q3
FF3
CPCLK
DIN
1st CLK 2nd CLK 3rd CLK 4th CLK
DEE2034 : DIGITAL ELECTRONICS
Serial in / serial out (SISO)
10
SISO data movement. Binary data 10111 is transferred!
DATA-IN
Q3
Q0
Q1
1st
CLK
2nd 3rd 4th 5th
Q2
1 0 1 1 1
11
Flip-flop connection for PISO
D Q1
FF1
CP
D Q2
FF2
CP
D Q0
FF0
CP
D Q3
FF3
CPCLK
D0 D1 D2 D3SHIFT/LOAD
Serial
data
out
DEE2034 : DIGITAL ELECTRONICS
12
Parallel in / serial out (PISO)
 PISO data movement.
SHIFT/
LOAD
CLK
Q3
0
0 1 1 1
1 0 1
0
0
0
1
1 1 1 1
0 0 1 1
D0
D1
D2
D3
1 00 1 0 1
DEE2034 : DIGITAL ELECTRONICS
13
Integrated circuits Shift Register
Chips for shift registers
 74164 is a 8-bit SIPO shift register
74164
CLK
CLR
A
B
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
DEE2034 : DIGITAL ELECTRONICS
14
Chips for shift registers
 74165 is a 8-bit PISO register
74165
CLK
CLK INH
SH/LD
SER
D0 D1 D2 D3 D4 D5 D6 D7
Q7
Q7
Integrated circuits Shift Register
DEE2034 : DIGITAL ELECTRONICS
15
Chips for shift registers
 74195 can be used as a 4-bit PIPO
register
74195
CLK
SH/LD
J
K
Q0 Q1 Q2 Q3
CLR
D0 D1 D2 D3
Integrated circuits Shift Register
DEE2034 : DIGITAL ELECTRONICS
 Shift Register as Divider 2 circuits
Example :
14 = 1 1 1 0
7 = 0 1 1 1
3.5= 3 = 00 1 1
1.5 = 1 = 0 0 0 1
Notes : Shift to RIGHT as divider 2.
Shift Register as arithmetic circuits:
DEE2034 : DIGITAL ELECTRONICS
 Shift Register as Multiplier 2 circuits
Example :
8 = 1000
16 = 10000
32 = 100000
64 = 1000000
Notes : Shift to LEFT as Multiplier 2.
Shift Register as arithmetic circuits:
DEE2034 : DIGITAL ELECTRONICS
18
 A shift register counter is a shift register whose
output being fed back (connected back) to the
serial input. This shift register would count the
state in a unique sequence!
 Two types of shift register counter:-
 The ring counter
 The Johnson counter
Shift Register Counters
DEE2034 : DIGITAL ELECTRONICS
19
Ring Counter (continue)
Ring counters are used to
construct “One-Hot”
counters
It can be constructed for any
desired MOD number
A MOD-N ring counter uses
N flip-flops connected in the
arrangement as shown in fig.
a)
In general ring-counter will
require more flip-flops than a
binary counter for the same
MOD number DEE2034 : DIGITAL ELECTRONICS
20
Ring Counter
Q3 Q2 Q1 Q0
DEE2034 : DIGITAL ELECTRONICS
21
Ring Counter (continue)
DEE2034 : DIGITAL ELECTRONICS
22
Ring Counter (continue)
0 0 0 1
1 0 0 0
0 1 0 0
0 0 1 0
DEE2034 : DIGITAL ELECTRONICS
 Exercise: Draw a 3 Bit Ring Counter
Circuit with initial input 010 . show a True
Table until 8 clock pulse/number sequence and draw the
output waveform.
 Answer:
Discuss with Your lecturer
23
Ring Counter (continue)
DEE2034 : DIGITAL ELECTRONICS
24
Johnson Counter
Or Twisted-ring counter
Johnson counter constructed exactly like a normal ring counter
except that the inverted output of the last flip-flop is fed back to
first flip-flop
DEE2034 : DIGITAL ELECTRONICS
25
Johnson Counter
(Continue)
DEE2034 : DIGITAL ELECTRONICS
26
Johnson Counter
(Continue)
A
B
C
0 1 1 1
0 0 1 1
0 0 0 1
1. "Digital Systems Principles And Application"
Sixth Editon, Ronald J. Tocci.
2. "Digital Systems Fundamentals"
P.W Chandana Prasad, Lau Siong Hoe,
Dr. Ashutosh Kumar Singh, Muhammad Suryanata.
REFERENCES:
Download Tutorials Chapter 5: Register
http://www.portal.cidos.edu.my
http://www.baiasalihin.wordpress.com
DEE2034 : DIGITAL ELECTRONICS
28EE 202 : DIGITAL ELECTRONICS
DEE2034 : DIGITAL ELECTRONICS

More Related Content

What's hot (20)

Counters
CountersCounters
Counters
 
Counters
CountersCounters
Counters
 
Digital Registers & Counters
Digital Registers & CountersDigital Registers & Counters
Digital Registers & Counters
 
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilogDesign and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Counters & time delay
Counters & time delayCounters & time delay
Counters & time delay
 
Chapter 9
Chapter 9Chapter 9
Chapter 9
 
8051 microcontroller
8051 microcontroller 8051 microcontroller
8051 microcontroller
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
 
JK flip flop in Digital electronics
JK flip flop in Digital electronicsJK flip flop in Digital electronics
JK flip flop in Digital electronics
 
G. ripple counter
G. ripple counterG. ripple counter
G. ripple counter
 
8051 ch9
8051 ch98051 ch9
8051 ch9
 
Chapter 4 flip flop for students
Chapter 4 flip flop for studentsChapter 4 flip flop for students
Chapter 4 flip flop for students
 
Time delays & counter.ppt
Time delays & counter.pptTime delays & counter.ppt
Time delays & counter.ppt
 
Led chaser
Led chaserLed chaser
Led chaser
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
 
Clock Triggering
Clock TriggeringClock Triggering
Clock Triggering
 
PIC timer programming
PIC timer programmingPIC timer programming
PIC timer programming
 
Registers-shift registers
Registers-shift registersRegisters-shift registers
Registers-shift registers
 
8255 PPI
8255 PPI8255 PPI
8255 PPI
 

Viewers also liked

Registers
RegistersRegisters
RegistersGaditek
 
Reporte grupal sobre la campaña
Reporte grupal sobre la campañaReporte grupal sobre la campaña
Reporte grupal sobre la campañaAndreina Carnero
 
Recruitment leaders program prospectus final
Recruitment leaders program   prospectus finalRecruitment leaders program   prospectus final
Recruitment leaders program prospectus finalJeremy Paynter
 
Dee2034 chapter 2 boolean algebra part b
Dee2034 chapter 2 boolean algebra part bDee2034 chapter 2 boolean algebra part b
Dee2034 chapter 2 boolean algebra part bSITI SABARIAH SALIHIN
 
Pinning Slideshow
Pinning SlideshowPinning Slideshow
Pinning SlideshowTram Truong
 
Recruitment leaders program prospectus final
Recruitment leaders program   prospectus finalRecruitment leaders program   prospectus final
Recruitment leaders program prospectus finalJeremy Paynter
 
Tema 1 proyectos
Tema 1  proyectosTema 1  proyectos
Tema 1 proyectosAlex Pérez
 
Dee2034 chapter 2 boolean algebra part c
Dee2034 chapter 2 boolean algebra part cDee2034 chapter 2 boolean algebra part c
Dee2034 chapter 2 boolean algebra part cSITI SABARIAH SALIHIN
 
stomatologia mikroskopowa zebow w mikrodet
stomatologia mikroskopowa zebow w mikrodetstomatologia mikroskopowa zebow w mikrodet
stomatologia mikroskopowa zebow w mikrodetszkolenienowemedia3
 
Dieta equilibrada
Dieta equilibradaDieta equilibrada
Dieta equilibradaUNSAACEPIA
 
JOURNALISM-PKU NEWS
JOURNALISM-PKU NEWSJOURNALISM-PKU NEWS
JOURNALISM-PKU NEWSAlice Namu
 
1935act 130627011333-phpapp02
1935act 130627011333-phpapp021935act 130627011333-phpapp02
1935act 130627011333-phpapp02Anamika .
 
Elver alexander perez actividad 1_2_mapa_c
Elver alexander perez actividad 1_2_mapa_c Elver alexander perez actividad 1_2_mapa_c
Elver alexander perez actividad 1_2_mapa_c Alex Pérez
 
Recruitment leaders program prospectus final
Recruitment leaders program   prospectus finalRecruitment leaders program   prospectus final
Recruitment leaders program prospectus finalJeremy Paynter
 
Do Reino Unido Ao Império - Seis Anos Decisivos
Do Reino Unido Ao Império - Seis Anos DecisivosDo Reino Unido Ao Império - Seis Anos Decisivos
Do Reino Unido Ao Império - Seis Anos DecisivosFernanda Disperati Gallas
 
Plano de Negócio Touch
Plano de Negócio TouchPlano de Negócio Touch
Plano de Negócio TouchAgenciaTouch
 

Viewers also liked (19)

Registers
RegistersRegisters
Registers
 
Reporte grupal sobre la campaña
Reporte grupal sobre la campañaReporte grupal sobre la campaña
Reporte grupal sobre la campaña
 
Recruitment leaders program prospectus final
Recruitment leaders program   prospectus finalRecruitment leaders program   prospectus final
Recruitment leaders program prospectus final
 
Dee2034 chapter 2 boolean algebra part b
Dee2034 chapter 2 boolean algebra part bDee2034 chapter 2 boolean algebra part b
Dee2034 chapter 2 boolean algebra part b
 
BLOODHOUND LAST
BLOODHOUND LASTBLOODHOUND LAST
BLOODHOUND LAST
 
Pinning Slideshow
Pinning SlideshowPinning Slideshow
Pinning Slideshow
 
Recruitment leaders program prospectus final
Recruitment leaders program   prospectus finalRecruitment leaders program   prospectus final
Recruitment leaders program prospectus final
 
Para convocatoria INBA-UAM Luis Vallejo (Termy)
Para convocatoria INBA-UAM Luis Vallejo (Termy)Para convocatoria INBA-UAM Luis Vallejo (Termy)
Para convocatoria INBA-UAM Luis Vallejo (Termy)
 
Tema 1 proyectos
Tema 1  proyectosTema 1  proyectos
Tema 1 proyectos
 
Dee2034 chapter 2 boolean algebra part c
Dee2034 chapter 2 boolean algebra part cDee2034 chapter 2 boolean algebra part c
Dee2034 chapter 2 boolean algebra part c
 
stomatologia mikroskopowa zebow w mikrodet
stomatologia mikroskopowa zebow w mikrodetstomatologia mikroskopowa zebow w mikrodet
stomatologia mikroskopowa zebow w mikrodet
 
CV 2016 WORD
CV 2016 WORDCV 2016 WORD
CV 2016 WORD
 
Dieta equilibrada
Dieta equilibradaDieta equilibrada
Dieta equilibrada
 
JOURNALISM-PKU NEWS
JOURNALISM-PKU NEWSJOURNALISM-PKU NEWS
JOURNALISM-PKU NEWS
 
1935act 130627011333-phpapp02
1935act 130627011333-phpapp021935act 130627011333-phpapp02
1935act 130627011333-phpapp02
 
Elver alexander perez actividad 1_2_mapa_c
Elver alexander perez actividad 1_2_mapa_c Elver alexander perez actividad 1_2_mapa_c
Elver alexander perez actividad 1_2_mapa_c
 
Recruitment leaders program prospectus final
Recruitment leaders program   prospectus finalRecruitment leaders program   prospectus final
Recruitment leaders program prospectus final
 
Do Reino Unido Ao Império - Seis Anos Decisivos
Do Reino Unido Ao Império - Seis Anos DecisivosDo Reino Unido Ao Império - Seis Anos Decisivos
Do Reino Unido Ao Império - Seis Anos Decisivos
 
Plano de Negócio Touch
Plano de Negócio TouchPlano de Negócio Touch
Plano de Negócio Touch
 

Similar to Dee2034 chapter 6 register

Lab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence CounterLab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence CounterKatrina Little
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterArti Parab Academics
 
ADC and DAC interfacing.pdf
ADC and DAC interfacing.pdfADC and DAC interfacing.pdf
ADC and DAC interfacing.pdfVikasMahor3
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersArti Parab Academics
 
New microsoft office power point presentation
New microsoft office power point presentationNew microsoft office power point presentation
New microsoft office power point presentationhnod
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...NimeshSingh27
 
8085 microprocessor(1)
8085 microprocessor(1)8085 microprocessor(1)
8085 microprocessor(1)Reevu Pal
 
digitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdfdigitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdfsatyamsinha37
 
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLERDIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLERChirag Lakhani
 
analog to digital converter and dac final
analog to digital converter and dac finalanalog to digital converter and dac final
analog to digital converter and dac finalDrVikasMahor
 
Digital Clock Using Logic Gates
Digital Clock Using Logic GatesDigital Clock Using Logic Gates
Digital Clock Using Logic GatesJalpaMaheshwari1
 
Microprocessorlabmanual ee0310
Microprocessorlabmanual ee0310Microprocessorlabmanual ee0310
Microprocessorlabmanual ee0310DHEERAJ DHAKAR
 

Similar to Dee2034 chapter 6 register (20)

Lab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence CounterLab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence Counter
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
 
Dns module3 p3
Dns module3 p3Dns module3 p3
Dns module3 p3
 
Dns module3 p3_shift registers
Dns module3 p3_shift registersDns module3 p3_shift registers
Dns module3 p3_shift registers
 
ADC and DAC interfacing.pdf
ADC and DAC interfacing.pdfADC and DAC interfacing.pdf
ADC and DAC interfacing.pdf
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I Counters
 
Dee2034 chapter 5 counter
Dee2034 chapter 5 counterDee2034 chapter 5 counter
Dee2034 chapter 5 counter
 
New microsoft office power point presentation
New microsoft office power point presentationNew microsoft office power point presentation
New microsoft office power point presentation
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
 
8155 GPPI
8155 GPPI8155 GPPI
8155 GPPI
 
Adc interfacing
Adc interfacingAdc interfacing
Adc interfacing
 
Chapter 5 counter
Chapter 5 counterChapter 5 counter
Chapter 5 counter
 
8255
82558255
8255
 
Chapter7
Chapter7Chapter7
Chapter7
 
8085 microprocessor(1)
8085 microprocessor(1)8085 microprocessor(1)
8085 microprocessor(1)
 
digitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdfdigitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdf
 
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLERDIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
 
analog to digital converter and dac final
analog to digital converter and dac finalanalog to digital converter and dac final
analog to digital converter and dac final
 
Digital Clock Using Logic Gates
Digital Clock Using Logic GatesDigital Clock Using Logic Gates
Digital Clock Using Logic Gates
 
Microprocessorlabmanual ee0310
Microprocessorlabmanual ee0310Microprocessorlabmanual ee0310
Microprocessorlabmanual ee0310
 

Recently uploaded

Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Shubhangi Sonawane
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.MateoGardella
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingTechSoup
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxiammrhaywood
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
Making and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdfMaking and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdfChris Hunter
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingTeacherCyreneCayanan
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhikauryashika82
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.christianmathematics
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfJayanti Pande
 
Measures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDMeasures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDThiyagu K
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxAreebaZafar22
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdfQucHHunhnh
 
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...KokoStevan
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfciinovamais
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.pptRamjanShidvankar
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactdawncurless
 

Recently uploaded (20)

Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024
 
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Making and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdfMaking and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdf
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writing
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdf
 
Measures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDMeasures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SD
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptx
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.ppt
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
 

Dee2034 chapter 6 register

  • 1. By: Siti Sabariah Hj. Salihin Electrical Engineering Department DEE2034 : DIGITAL ELECTRONICS 1 CHAPTER 6 : REGISTER
  • 2. Course Learning Outcomes, CLO Upon completion of the course, students should be able to:  CLO 3 : Draw logics diagrams, truth tables and timing diagrams for all common flip flops and use these to implement sequential logic circuits correctly. CHAPTER 6 : REGISTER DEE2034 : DIGITAL ELECTRONICS
  • 3. Upon completion of this Chapter, students should be able to: 6.1 Understand the concepts and applications of registers and shift Registers. 6.1.1 Classify the Shift Register according to the methods of data input/output: SISO, PIPO, SIPO, PISO. 6.1.2 State the applications of Shift registers listed in 6.1.1 6.1.3 Interpret the Operation and circuit of Shift Register listed in 6.1.1 6.1.4 Interpret the Operation and application of an integrated circuits Shift Register listed in 6.1.1 6.1.5 Explain the application of Shift Register as arithmetic circuits: 6.1.6 Explain the operations and application of Ring Counters and Johnson Counter CHAPTER 6 : REGISTER DEE2034 : DIGITAL ELECTRONICS
  • 4. Introduction – Shift Register 4  Shift registers are constructed using several flip- flop, connected in such a way to STORE and TRANSFER/ Shift digital data.  Basically, D flip-flop is used. The input data (either ‘0’ or ‘1’) is applied to the D terminal and the data will be stored at Q during positive/negative-edge transition of the clock pulse. D Q Q DEE2034 : DIGITAL ELECTRONICS
  • 5. 5  One D FF is used to store 1-bit of data. Thus, the number of flip-flops used is the same with the number of bit stored.  Shift register mean that the data in each FF can be transferred/move to other FF upon edge triggering of the clock signal.  Four types of data movement in shift register are:-  Parallel in / parallel out (PIPO)  Serial in / serial out (SISO)  Parallel in / serial out (PISO)  Serial in / parallel out (SIPO) Shift Register DEE2034 : DIGITAL ELECTRONICS
  • 6. 6 Serial Parallel •Movement of N-bit data require N number of CLK pulses. Thus, the operation is slow. •Only one FF is required to be connected at the output terminal, thus only one wire is required. •Require only one CLK pulse to transfer all N-bit of data. Thus, operation is faster than serial. •Required N number of connection to the output terminal, which is proportional to the number of bit. Thus, too many connection is required.  Serial Data VS Parallel Data movement DEE2034 : DIGITAL ELECTRONICS
  • 7. 7 D Q2 CP D Q1 CP D Q3 CP D Q0 CP D3 D2 D1 D0 Q3 Q2 Q1 Q0  Flip-flop configuration for PIPO register. CLK DEE2034 : DIGITAL ELECTRONICS
  • 8. Parallel in / parallel out (PIPO) 8 PIPO data movement. Q3 Q2 CLK Q1 Q0 1 0 1 1 1 0 0 0 0 1 0 10 0 0 0 1 1 1 1 0 0 1 0 D3 D2 D1 D0 1 0 1 0 0 1 1 0
  • 9. 9  Flip-flop connection for SISO. D Q1 FF1 CP D Q2 FF2 CP D Q0 FF0 CP D Q3 FF3 CPCLK DIN 1st CLK 2nd CLK 3rd CLK 4th CLK DEE2034 : DIGITAL ELECTRONICS
  • 10. Serial in / serial out (SISO) 10 SISO data movement. Binary data 10111 is transferred! DATA-IN Q3 Q0 Q1 1st CLK 2nd 3rd 4th 5th Q2 1 0 1 1 1
  • 11. 11 Flip-flop connection for PISO D Q1 FF1 CP D Q2 FF2 CP D Q0 FF0 CP D Q3 FF3 CPCLK D0 D1 D2 D3SHIFT/LOAD Serial data out DEE2034 : DIGITAL ELECTRONICS
  • 12. 12 Parallel in / serial out (PISO)  PISO data movement. SHIFT/ LOAD CLK Q3 0 0 1 1 1 1 0 1 0 0 0 1 1 1 1 1 0 0 1 1 D0 D1 D2 D3 1 00 1 0 1 DEE2034 : DIGITAL ELECTRONICS
  • 13. 13 Integrated circuits Shift Register Chips for shift registers  74164 is a 8-bit SIPO shift register 74164 CLK CLR A B Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 DEE2034 : DIGITAL ELECTRONICS
  • 14. 14 Chips for shift registers  74165 is a 8-bit PISO register 74165 CLK CLK INH SH/LD SER D0 D1 D2 D3 D4 D5 D6 D7 Q7 Q7 Integrated circuits Shift Register DEE2034 : DIGITAL ELECTRONICS
  • 15. 15 Chips for shift registers  74195 can be used as a 4-bit PIPO register 74195 CLK SH/LD J K Q0 Q1 Q2 Q3 CLR D0 D1 D2 D3 Integrated circuits Shift Register DEE2034 : DIGITAL ELECTRONICS
  • 16.  Shift Register as Divider 2 circuits Example : 14 = 1 1 1 0 7 = 0 1 1 1 3.5= 3 = 00 1 1 1.5 = 1 = 0 0 0 1 Notes : Shift to RIGHT as divider 2. Shift Register as arithmetic circuits: DEE2034 : DIGITAL ELECTRONICS
  • 17.  Shift Register as Multiplier 2 circuits Example : 8 = 1000 16 = 10000 32 = 100000 64 = 1000000 Notes : Shift to LEFT as Multiplier 2. Shift Register as arithmetic circuits: DEE2034 : DIGITAL ELECTRONICS
  • 18. 18  A shift register counter is a shift register whose output being fed back (connected back) to the serial input. This shift register would count the state in a unique sequence!  Two types of shift register counter:-  The ring counter  The Johnson counter Shift Register Counters DEE2034 : DIGITAL ELECTRONICS
  • 19. 19 Ring Counter (continue) Ring counters are used to construct “One-Hot” counters It can be constructed for any desired MOD number A MOD-N ring counter uses N flip-flops connected in the arrangement as shown in fig. a) In general ring-counter will require more flip-flops than a binary counter for the same MOD number DEE2034 : DIGITAL ELECTRONICS
  • 20. 20 Ring Counter Q3 Q2 Q1 Q0 DEE2034 : DIGITAL ELECTRONICS
  • 21. 21 Ring Counter (continue) DEE2034 : DIGITAL ELECTRONICS
  • 22. 22 Ring Counter (continue) 0 0 0 1 1 0 0 0 0 1 0 0 0 0 1 0 DEE2034 : DIGITAL ELECTRONICS
  • 23.  Exercise: Draw a 3 Bit Ring Counter Circuit with initial input 010 . show a True Table until 8 clock pulse/number sequence and draw the output waveform.  Answer: Discuss with Your lecturer 23 Ring Counter (continue) DEE2034 : DIGITAL ELECTRONICS
  • 24. 24 Johnson Counter Or Twisted-ring counter Johnson counter constructed exactly like a normal ring counter except that the inverted output of the last flip-flop is fed back to first flip-flop DEE2034 : DIGITAL ELECTRONICS
  • 27. 1. "Digital Systems Principles And Application" Sixth Editon, Ronald J. Tocci. 2. "Digital Systems Fundamentals" P.W Chandana Prasad, Lau Siong Hoe, Dr. Ashutosh Kumar Singh, Muhammad Suryanata. REFERENCES: Download Tutorials Chapter 5: Register http://www.portal.cidos.edu.my http://www.baiasalihin.wordpress.com DEE2034 : DIGITAL ELECTRONICS
  • 28. 28EE 202 : DIGITAL ELECTRONICS DEE2034 : DIGITAL ELECTRONICS