SlideShare una empresa de Scribd logo
1 de 25
Basic Computer
Architecture
Yong Heui Cho @ Mokwon University
2
Basic Computer Design
1. History of Computers
2. Introduction to Arduino
3. Basic Computer Architecture
4. Combinational Logic Circuit
3
Computer Components
• Input/output units
• Memory/storage units
• CPU (Central Processing Unit)
4
Motherboard Diagram
• Northbridge
– Connected to CPU in high
speed
• Southbridge
– Connected in low speed
• Bus
– Related to “omnibus”
– Communication system
between components
5
Computer System
6
Connection of Components
Northbridge
South
bridge
7
CPU Architecture
8
von Neumann Architecture
9
Harvard Architecture
10
CPU: 3 Major Components
• ALU (Arithmetic Logic Unit)
– Performs calculations and comparisons (data changed)
• CU (Control Unit): performs fetch/execute cycle
– Functions:
• Moves data to and from CPU registers and other hardware comp
onents (no change in data)
• Accesses program instructions and issues commands to the ALU
– Subparts:
• Memory management unit: supervises fetching instructions and d
ata
• I/O Interface: sometimes combined with memory management u
nit as Bust Interface Unit
• Registers
– Example: Program Counter (PC) or instruction pointer determi
nes next instruction for execution
□ Courtesy to Basic Computer Architecture, slideshare.
11
Machine Cycle
• Fetch-decode-execute-store
12
Concept of Registers
• Small, permanent storage locations withi
n the CPU used for a particular purpose
• Manipulated directly by the CU
• Wired for specific function
• Size in bits or bytes (not MB like memor
y)
• Can hold data, an address or an instructi
on
□ Courtesy to Basic Computer Architecture, slideshare.
13
Register Operations
• Stores values from other locations (regist
ers and memory)
• Addition and subtraction
• Shift or rotate data
• Test contents for conditions such as zero
or positive
□ Courtesy to Basic Computer Architecture, slideshare.
14
Registers in CPU
• Program
Counter (PC)
register
• Instruction
Register (IR)
• Status register:
status, flags
15
Cache Memory
• Cache level
– L1 cache: fastest and smallest
– L2 cache: next fastest and smallest
16
Operation of Memory
• Each memory location has a unique addr
ess
• Address from an instruction is copied to
the MAR (Memory Address Register) whi
ch finds the location in memory
• CPU determines if it is a store or retrieval
• Transfer takes place between the MDR (
Memory Data Register) and memory
• MDR is a two way register
□ Courtesy to Basic Computer Architecture, slideshare.
17
MAR, MDR, Memory
Address Data
□ Courtesy to Basic Computer Architecture, slideshare.
18
MAR-MDR Example
□ Courtesy to Basic Computer Architecture, slideshare.
19
Individual Memory Cell
□ Courtesy to Basic Computer Architecture, slideshare.
20
Memory Capacity
• Determined by two factors
1. Number of bits in the MAR
• 2K where K = width of the register in bits
2. Size of the address portion of the instruction
• 4 bits allows 16 locations
• 8 bits allows 256 locations
• 32 bits allows 4,294,967,296 or 4 GB
• Important for performance
– Insufficient memory can cause a processor to w
ork at 50% below performance
□ Courtesy to Basic Computer Architecture, slideshare.
21
Random Access Memory
• DRAM (Dynamic RAM)
– Most common, cheap
– Volatile: must be refreshed (recharged with pow
er) 1000’s of times each second
• SRAM (Static RAM)
– Faster than DRAM and more expensive than DR
AM
– Volatile
– Frequently small amount used in cache memory
for high-speed access used
□ Courtesy to Basic Computer Architecture, slideshare.
22
Read Only Memory
• Non-volatile memory to hold software th
at is not expected to change over the life
of the system
• Magnetic core memory
• EEPROM
– Electrically Erasable Programmable ROM
– Slower and less flexible than Flash ROM
• Flash ROM
– Faster than disks but more expensive
– Uses
• BIOS: initial boot instructions and diagnostics
• Digital cameras
□ Courtesy to Basic Computer Architecture, slideshare.
23
CMOS Memory
• CMOS (Complimentary Metal Oxide
Semiconductor) TR (Transistor)
– Low power consumption, cheap TR
• BIOS (Basic I/O System) and system
settings that users can change
24
Arduino: 직렬 통신으로 문자 받기
25
Arduino: 기계 엡실론 구하기

Más contenido relacionado

La actualidad más candente

instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
mekind
 

La actualidad más candente (20)

Unit 4-booth algorithm
Unit 4-booth algorithmUnit 4-booth algorithm
Unit 4-booth algorithm
 
Datapath Design of Computer Architecture
Datapath Design of Computer ArchitectureDatapath Design of Computer Architecture
Datapath Design of Computer Architecture
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architecture
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
 
Computer organization
Computer organizationComputer organization
Computer organization
 
Cache memory
Cache memoryCache memory
Cache memory
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 
introduction to microprocessor and microcomputer
introduction to microprocessor and microcomputerintroduction to microprocessor and microcomputer
introduction to microprocessor and microcomputer
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
 
Computer registers
Computer registersComputer registers
Computer registers
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
 
Basic Computer Organization and Design
Basic  Computer  Organization  and  DesignBasic  Computer  Organization  and  Design
Basic Computer Organization and Design
 
Primary memory (main memory)
Primary memory (main memory)Primary memory (main memory)
Primary memory (main memory)
 
Memory organisation ppt final presentation
Memory organisation ppt final presentationMemory organisation ppt final presentation
Memory organisation ppt final presentation
 
Memory Hierarchy
Memory HierarchyMemory Hierarchy
Memory Hierarchy
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
Von Neumann Architecture
Von Neumann ArchitectureVon Neumann Architecture
Von Neumann Architecture
 

Similar a Basic Computer Architecture

Chapter1 Computer System Overview.ppt
Chapter1 Computer System Overview.pptChapter1 Computer System Overview.ppt
Chapter1 Computer System Overview.ppt
ShikhaManrai1
 

Similar a Basic Computer Architecture (20)

Basic computer architecture
Basic computer architectureBasic computer architecture
Basic computer architecture
 
Cs intro-ca
Cs intro-caCs intro-ca
Cs intro-ca
 
Cpu
CpuCpu
Cpu
 
CISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU ArchitectureCISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU Architecture
 
3rd the cpu
3rd the cpu3rd the cpu
3rd the cpu
 
WEEK6_COMPUTER_ORGANIZATION.pptx
WEEK6_COMPUTER_ORGANIZATION.pptxWEEK6_COMPUTER_ORGANIZATION.pptx
WEEK6_COMPUTER_ORGANIZATION.pptx
 
Chap 3 CA.pptx
Chap 3 CA.pptxChap 3 CA.pptx
Chap 3 CA.pptx
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
 
The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4
 
Coa presentation3
Coa presentation3Coa presentation3
Coa presentation3
 
Computer !
Computer !Computer !
Computer !
 
Chapter1 Computer System Overview Part-1.ppt
Chapter1 Computer System Overview Part-1.pptChapter1 Computer System Overview Part-1.ppt
Chapter1 Computer System Overview Part-1.ppt
 
Chapter1 Computer System Overview.ppt
Chapter1 Computer System Overview.pptChapter1 Computer System Overview.ppt
Chapter1 Computer System Overview.ppt
 
Chapter4 Data Processing
Chapter4 Data ProcessingChapter4 Data Processing
Chapter4 Data Processing
 
Basics of Computer! BATRA COMPUTER CENTRE IN AMBALA
Basics of Computer! BATRA COMPUTER CENTRE IN AMBALABasics of Computer! BATRA COMPUTER CENTRE IN AMBALA
Basics of Computer! BATRA COMPUTER CENTRE IN AMBALA
 
12429908.ppt
12429908.ppt12429908.ppt
12429908.ppt
 
CPU Caches
CPU CachesCPU Caches
CPU Caches
 
Chapter01 (1).ppt
Chapter01 (1).pptChapter01 (1).ppt
Chapter01 (1).ppt
 

Más de Yong Heui Cho

Más de Yong Heui Cho (20)

Android - Sensor Manager
Android - Sensor ManagerAndroid - Sensor Manager
Android - Sensor Manager
 
Android - Broadcast Receiver
Android - Broadcast ReceiverAndroid - Broadcast Receiver
Android - Broadcast Receiver
 
Android - Message
Android - MessageAndroid - Message
Android - Message
 
Cloud Computing
Cloud ComputingCloud Computing
Cloud Computing
 
Computing Paradigm
Computing ParadigmComputing Paradigm
Computing Paradigm
 
TestBCD2018-2(answer)
TestBCD2018-2(answer)TestBCD2018-2(answer)
TestBCD2018-2(answer)
 
TestSDS2018-2(answer)
TestSDS2018-2(answer)TestSDS2018-2(answer)
TestSDS2018-2(answer)
 
TestEC2018-2(answer)
TestEC2018-2(answer)TestEC2018-2(answer)
TestEC2018-2(answer)
 
TestEC2018-1(answer)
TestEC2018-1(answer)TestEC2018-1(answer)
TestEC2018-1(answer)
 
TestBCD2018-1(answer)
TestBCD2018-1(answer)TestBCD2018-1(answer)
TestBCD2018-1(answer)
 
TestSDS2018-1(answer)
TestSDS2018-1(answer)TestSDS2018-1(answer)
TestSDS2018-1(answer)
 
BJT - Analysis of Bias
BJT - Analysis of BiasBJT - Analysis of Bias
BJT - Analysis of Bias
 
TestCloud2018-2(answer)
TestCloud2018-2(answer)TestCloud2018-2(answer)
TestCloud2018-2(answer)
 
TestECD2018-1(answer)
TestECD2018-1(answer)TestECD2018-1(answer)
TestECD2018-1(answer)
 
Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)
 
TestCloud2018-1(answer)
TestCloud2018-1(answer)TestCloud2018-1(answer)
TestCloud2018-1(answer)
 
Cloud Service Model
Cloud Service ModelCloud Service Model
Cloud Service Model
 
Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)
 
RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1
 
Computing Paradigm - rev1
Computing Paradigm - rev1Computing Paradigm - rev1
Computing Paradigm - rev1
 

Último

Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
9953056974 Low Rate Call Girls In Saket, Delhi NCR
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
AldoGarca30
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Kandungan 087776558899
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
Kamal Acharya
 
Verification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptxVerification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptx
chumtiyababu
 

Último (20)

Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
 
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
 
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
 
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best ServiceTamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
 
GEAR TRAIN- BASIC CONCEPTS AND WORKING PRINCIPLE
GEAR TRAIN- BASIC CONCEPTS AND WORKING PRINCIPLEGEAR TRAIN- BASIC CONCEPTS AND WORKING PRINCIPLE
GEAR TRAIN- BASIC CONCEPTS AND WORKING PRINCIPLE
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
PE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and propertiesPE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and properties
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
 
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptxHOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
 
Verification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptxVerification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptx
 

Basic Computer Architecture

  • 1. Basic Computer Architecture Yong Heui Cho @ Mokwon University
  • 2. 2 Basic Computer Design 1. History of Computers 2. Introduction to Arduino 3. Basic Computer Architecture 4. Combinational Logic Circuit
  • 3. 3 Computer Components • Input/output units • Memory/storage units • CPU (Central Processing Unit)
  • 4. 4 Motherboard Diagram • Northbridge – Connected to CPU in high speed • Southbridge – Connected in low speed • Bus – Related to “omnibus” – Communication system between components
  • 10. 10 CPU: 3 Major Components • ALU (Arithmetic Logic Unit) – Performs calculations and comparisons (data changed) • CU (Control Unit): performs fetch/execute cycle – Functions: • Moves data to and from CPU registers and other hardware comp onents (no change in data) • Accesses program instructions and issues commands to the ALU – Subparts: • Memory management unit: supervises fetching instructions and d ata • I/O Interface: sometimes combined with memory management u nit as Bust Interface Unit • Registers – Example: Program Counter (PC) or instruction pointer determi nes next instruction for execution □ Courtesy to Basic Computer Architecture, slideshare.
  • 12. 12 Concept of Registers • Small, permanent storage locations withi n the CPU used for a particular purpose • Manipulated directly by the CU • Wired for specific function • Size in bits or bytes (not MB like memor y) • Can hold data, an address or an instructi on □ Courtesy to Basic Computer Architecture, slideshare.
  • 13. 13 Register Operations • Stores values from other locations (regist ers and memory) • Addition and subtraction • Shift or rotate data • Test contents for conditions such as zero or positive □ Courtesy to Basic Computer Architecture, slideshare.
  • 14. 14 Registers in CPU • Program Counter (PC) register • Instruction Register (IR) • Status register: status, flags
  • 15. 15 Cache Memory • Cache level – L1 cache: fastest and smallest – L2 cache: next fastest and smallest
  • 16. 16 Operation of Memory • Each memory location has a unique addr ess • Address from an instruction is copied to the MAR (Memory Address Register) whi ch finds the location in memory • CPU determines if it is a store or retrieval • Transfer takes place between the MDR ( Memory Data Register) and memory • MDR is a two way register □ Courtesy to Basic Computer Architecture, slideshare.
  • 17. 17 MAR, MDR, Memory Address Data □ Courtesy to Basic Computer Architecture, slideshare.
  • 18. 18 MAR-MDR Example □ Courtesy to Basic Computer Architecture, slideshare.
  • 19. 19 Individual Memory Cell □ Courtesy to Basic Computer Architecture, slideshare.
  • 20. 20 Memory Capacity • Determined by two factors 1. Number of bits in the MAR • 2K where K = width of the register in bits 2. Size of the address portion of the instruction • 4 bits allows 16 locations • 8 bits allows 256 locations • 32 bits allows 4,294,967,296 or 4 GB • Important for performance – Insufficient memory can cause a processor to w ork at 50% below performance □ Courtesy to Basic Computer Architecture, slideshare.
  • 21. 21 Random Access Memory • DRAM (Dynamic RAM) – Most common, cheap – Volatile: must be refreshed (recharged with pow er) 1000’s of times each second • SRAM (Static RAM) – Faster than DRAM and more expensive than DR AM – Volatile – Frequently small amount used in cache memory for high-speed access used □ Courtesy to Basic Computer Architecture, slideshare.
  • 22. 22 Read Only Memory • Non-volatile memory to hold software th at is not expected to change over the life of the system • Magnetic core memory • EEPROM – Electrically Erasable Programmable ROM – Slower and less flexible than Flash ROM • Flash ROM – Faster than disks but more expensive – Uses • BIOS: initial boot instructions and diagnostics • Digital cameras □ Courtesy to Basic Computer Architecture, slideshare.
  • 23. 23 CMOS Memory • CMOS (Complimentary Metal Oxide Semiconductor) TR (Transistor) – Low power consumption, cheap TR • BIOS (Basic I/O System) and system settings that users can change