Enviar búsqueda
Cargar
IRJET- PCB Test, Debug & Programming Made Easy with Universal Test Jig
•
0 recomendaciones
•
51 vistas
IRJET Journal
Seguir
https://www.irjet.net/archives/V6/i7/IRJET-V6I7235.pdf
Leer menos
Leer más
Ingeniería
Denunciar
Compartir
Denunciar
Compartir
1 de 5
Descargar ahora
Descargar para leer sin conexión
Recomendados
40120140504013
40120140504013
IAEME Publication
Fpg as 11 body
Fpg as 11 body
Rameez Raja
7SR158 Argus Relay
7SR158 Argus Relay
ashwini reliserv
Rathinasabapathy
Rathinasabapathy
Rathina sabapathy k
Ullas_CV
Ullas_CV
Ullas Hasyagar
FPGA Configuration
FPGA Configuration
Amirali Sharifian
IRJET- A Review Paper on Development of General Purpose Controller Board
IRJET- A Review Paper on Development of General Purpose Controller Board
IRJET Journal
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jps
jpsvenn
Recomendados
40120140504013
40120140504013
IAEME Publication
Fpg as 11 body
Fpg as 11 body
Rameez Raja
7SR158 Argus Relay
7SR158 Argus Relay
ashwini reliserv
Rathinasabapathy
Rathinasabapathy
Rathina sabapathy k
Ullas_CV
Ullas_CV
Ullas Hasyagar
FPGA Configuration
FPGA Configuration
Amirali Sharifian
IRJET- A Review Paper on Development of General Purpose Controller Board
IRJET- A Review Paper on Development of General Purpose Controller Board
IRJET Journal
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jps
jpsvenn
Design and Development of Artix-7 FPGAbased Educational Board
Design and Development of Artix-7 FPGAbased Educational Board
IJERA Editor
Introduction to Stellaris Family Microcontrollers
Introduction to Stellaris Family Microcontrollers
Premier Farnell
Fpga technology
Fpga technology
Naren Sridhar
payan1
payan1
Mojtaba Hajimiri
STS _ TLF 2014 IDT
STS _ TLF 2014 IDT
Hank Lydick
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
Dr.YNM
Fpga Device Selection
Fpga Device Selection
Vikram Singh
Trackguard WTS brochure
Trackguard WTS brochure
JenniferSmith747
Fpga intro1
Fpga intro1
Srishti Jain
Micro unit 8
Micro unit 8
Ravi Kumar
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IJERD Editor
Introduction to NanoBoard-3000 FPGA
Introduction to NanoBoard-3000 FPGA
Premier Farnell
Lecture syn 024.cpld-fpga
Lecture syn 024.cpld-fpga
Srikanth Pasumarthy
Synthesis & FPGA Implementation of UART IP Soft Core
Synthesis & FPGA Implementation of UART IP Soft Core
ijsrd.com
Basys3 rm
Basys3 rm
emicaya
Synopsys User Group Presentation
Synopsys User Group Presentation
emlawgr
Modeling & Design of Dtmf Technique Based Automatic Mobile Switching & Contro...
Modeling & Design of Dtmf Technique Based Automatic Mobile Switching & Contro...
IRJET Journal
IO-Link for the "last metres" communication - Derek Lane – Process Automation...
IO-Link for the "last metres" communication - Derek Lane – Process Automation...
PROFIBUS and PROFINET InternationaI - PI UK
8051 microcontroller
8051 microcontroller
chirag patil
Making of a PD Data Acqusition System
Making of a PD Data Acqusition System
Vishal Mathur
What is JTAG..pdf
What is JTAG..pdf
SomtromWippoin
What is JTAG?
What is JTAG?
killerdolton
Más contenido relacionado
La actualidad más candente
Design and Development of Artix-7 FPGAbased Educational Board
Design and Development of Artix-7 FPGAbased Educational Board
IJERA Editor
Introduction to Stellaris Family Microcontrollers
Introduction to Stellaris Family Microcontrollers
Premier Farnell
Fpga technology
Fpga technology
Naren Sridhar
payan1
payan1
Mojtaba Hajimiri
STS _ TLF 2014 IDT
STS _ TLF 2014 IDT
Hank Lydick
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
Dr.YNM
Fpga Device Selection
Fpga Device Selection
Vikram Singh
Trackguard WTS brochure
Trackguard WTS brochure
JenniferSmith747
Fpga intro1
Fpga intro1
Srishti Jain
Micro unit 8
Micro unit 8
Ravi Kumar
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IJERD Editor
Introduction to NanoBoard-3000 FPGA
Introduction to NanoBoard-3000 FPGA
Premier Farnell
Lecture syn 024.cpld-fpga
Lecture syn 024.cpld-fpga
Srikanth Pasumarthy
Synthesis & FPGA Implementation of UART IP Soft Core
Synthesis & FPGA Implementation of UART IP Soft Core
ijsrd.com
Basys3 rm
Basys3 rm
emicaya
Synopsys User Group Presentation
Synopsys User Group Presentation
emlawgr
Modeling & Design of Dtmf Technique Based Automatic Mobile Switching & Contro...
Modeling & Design of Dtmf Technique Based Automatic Mobile Switching & Contro...
IRJET Journal
IO-Link for the "last metres" communication - Derek Lane – Process Automation...
IO-Link for the "last metres" communication - Derek Lane – Process Automation...
PROFIBUS and PROFINET InternationaI - PI UK
8051 microcontroller
8051 microcontroller
chirag patil
Making of a PD Data Acqusition System
Making of a PD Data Acqusition System
Vishal Mathur
La actualidad más candente
(20)
Design and Development of Artix-7 FPGAbased Educational Board
Design and Development of Artix-7 FPGAbased Educational Board
Introduction to Stellaris Family Microcontrollers
Introduction to Stellaris Family Microcontrollers
Fpga technology
Fpga technology
payan1
payan1
STS _ TLF 2014 IDT
STS _ TLF 2014 IDT
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
Fpga Device Selection
Fpga Device Selection
Trackguard WTS brochure
Trackguard WTS brochure
Fpga intro1
Fpga intro1
Micro unit 8
Micro unit 8
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
Introduction to NanoBoard-3000 FPGA
Introduction to NanoBoard-3000 FPGA
Lecture syn 024.cpld-fpga
Lecture syn 024.cpld-fpga
Synthesis & FPGA Implementation of UART IP Soft Core
Synthesis & FPGA Implementation of UART IP Soft Core
Basys3 rm
Basys3 rm
Synopsys User Group Presentation
Synopsys User Group Presentation
Modeling & Design of Dtmf Technique Based Automatic Mobile Switching & Contro...
Modeling & Design of Dtmf Technique Based Automatic Mobile Switching & Contro...
IO-Link for the "last metres" communication - Derek Lane – Process Automation...
IO-Link for the "last metres" communication - Derek Lane – Process Automation...
8051 microcontroller
8051 microcontroller
Making of a PD Data Acqusition System
Making of a PD Data Acqusition System
Similar a IRJET- PCB Test, Debug & Programming Made Easy with Universal Test Jig
What is JTAG..pdf
What is JTAG..pdf
SomtromWippoin
What is JTAG?
What is JTAG?
killerdolton
JTAG-Technical-Primer.pdf
JTAG-Technical-Primer.pdf
HEMACHANDRAREDDYK3
JTAG
JTAG
zomrolion
Bhabha atomic research Centre (BARC)
Bhabha atomic research Centre (BARC)
Utkarsh Tiwari
JTAG
JTAG
shirojhonson
Star Test Topology for Testing Printed Circuits Boards
Star Test Topology for Testing Printed Circuits Boards
IRJET Journal
Prezentare tcs2011
Prezentare tcs2011
Alexandru IOVANOVICI
IRJET- Broadcasting Test Patterns to Integrated Circuit Via Single Bidirectio...
IRJET- Broadcasting Test Patterns to Integrated Circuit Via Single Bidirectio...
IRJET Journal
Jtag presentation
Jtag presentation
klinetik
Jtagppt
Jtagppt
Chiranjeevi Chiru
Design of IEEE 1149.1 Tap Controller IP Core
Design of IEEE 1149.1 Tap Controller IP Core
csandit
DESIGN OF IEEE 1149.1 TAP CONTROLLER IP CORE
DESIGN OF IEEE 1149.1 TAP CONTROLLER IP CORE
cscpconf
IRJET- Intelligent Security and Monitoring System for Vehicle
IRJET- Intelligent Security and Monitoring System for Vehicle
IRJET Journal
4 article azojete vol 8 37 45
4 article azojete vol 8 37 45
Oyeniyi Samuel
Lorenzo 1210 features
Lorenzo 1210 features
Mark Chien
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx
saisudheerkotta
Transfer of ut information from fpga through ethernet interface
Transfer of ut information from fpga through ethernet interface
eSAT Publishing House
MPC8313E PowerQUICC II Pro Processor
MPC8313E PowerQUICC II Pro Processor
Premier Farnell
P3APS19001EN IEC 61850_Configuration_Instructions.pdf
P3APS19001EN IEC 61850_Configuration_Instructions.pdf
dongaduythuat123
Similar a IRJET- PCB Test, Debug & Programming Made Easy with Universal Test Jig
(20)
What is JTAG..pdf
What is JTAG..pdf
What is JTAG?
What is JTAG?
JTAG-Technical-Primer.pdf
JTAG-Technical-Primer.pdf
JTAG
JTAG
Bhabha atomic research Centre (BARC)
Bhabha atomic research Centre (BARC)
JTAG
JTAG
Star Test Topology for Testing Printed Circuits Boards
Star Test Topology for Testing Printed Circuits Boards
Prezentare tcs2011
Prezentare tcs2011
IRJET- Broadcasting Test Patterns to Integrated Circuit Via Single Bidirectio...
IRJET- Broadcasting Test Patterns to Integrated Circuit Via Single Bidirectio...
Jtag presentation
Jtag presentation
Jtagppt
Jtagppt
Design of IEEE 1149.1 Tap Controller IP Core
Design of IEEE 1149.1 Tap Controller IP Core
DESIGN OF IEEE 1149.1 TAP CONTROLLER IP CORE
DESIGN OF IEEE 1149.1 TAP CONTROLLER IP CORE
IRJET- Intelligent Security and Monitoring System for Vehicle
IRJET- Intelligent Security and Monitoring System for Vehicle
4 article azojete vol 8 37 45
4 article azojete vol 8 37 45
Lorenzo 1210 features
Lorenzo 1210 features
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx
Transfer of ut information from fpga through ethernet interface
Transfer of ut information from fpga through ethernet interface
MPC8313E PowerQUICC II Pro Processor
MPC8313E PowerQUICC II Pro Processor
P3APS19001EN IEC 61850_Configuration_Instructions.pdf
P3APS19001EN IEC 61850_Configuration_Instructions.pdf
Más de IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
Más de IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Último
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
Alluxio, Inc.
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
KartikeyaDwivedi3
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
eptoze12
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
ssuser7cb4ff
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
DeepakSakkari2
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
jennyeacort
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
roselinkalist12
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
dollysharma2066
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
Asst.prof M.Gokilavani
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
VICTOR MAESTRE RAMIREZ
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
Mark Billinghurst
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
Tagore Institute of Engineering And Technology
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
me23b1001
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
Asst.prof M.Gokilavani
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
LewisJB
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
srsj9000
An introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptx
Purva Nikam
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
ROCENODodongVILLACER
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
null - The Open Security Community
Último
(20)
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
An introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptx
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
IRJET- PCB Test, Debug & Programming Made Easy with Universal Test Jig
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 07 | July 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1746 PCB Test, Debug & Programming made easy with Universal Test Jig GIREESHA B Student, Dept. of VLSI and EMBEDED Systems Engineering, UTL Technologies Ltd, #19/6, Ashokpuram School Road, Industrial Suburb, Bangalore, Karnataka 560022,INDIA ----------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - In this paper, we focus on the Universal test Jig using XJTAG, which is developed for testing Printed circuit board assemblies (PCB’s). XJTAG is not just a technology for PROCESSOR debug/emulation but also for programming FPGAs/CPLDs. XJTAG project contains the description of the circuit you want to test; it references the board net list(s), BSDL files for the JTAG enabled devices and other files that describe how individual types of devices that do not have JTAG capability on the board are to be treated. Key Words: XJTAG, universal test jig, I/O adapter, XJ Developer, JTAG, XJLink 2.0, DUT, FPGA, BSDL. INTRODUCTION Universal test jig is a comprehensive solution for any type of PCB with different types of connector and components mounted either JTAG or non-JTAG. XJTAG provides suitable hardware and software platform for testing, troubleshooting & programming JTAG(Joint Test Action Group) based printed circuit boards. I/O board is required along with XJLink 2.0 adapter to drive and sense signals to DUT, which is incorporated in the jig. Each I/O board can accommodate up to maximum of 208 signals making a total of 416 I/O signals. Software platform i.e. XJDeveloper is used to develop, execute and debug test programs. Hardware platform i.e. XJLink 2.0 is connected to PC using USB 2.0 cable. JTAG specifies the use of a dedicated debug port implementing a serial communications interface for low- overhead access without requiring direct external access to the system address and data buses. The interface connects to an on-chip test access port (TAP) that implements a stateful protocol to access a set of test registers that present chip logic levels and device capabilities of various parts. The JTAG standards have been extended by many semiconductor chip manufacturers with specialized variants to provide vendor-specific features. In the 1980s, multi-layer circuit boards and non-lead- frame integrated circuits (ICs) were becoming standard and connections were being made between ICs that were not available to probes. The majority of manufacturing and field faults in circuit boards were due to poor solder joints on the boards, imperfections in board connections, or the bonds and bond wires from IC pads to pin lead frames. It is providing a pins-out view from one IC pad to another so these faults could be discovered. “XJTAG has reduced the amount of time required to bring new boards to market, due to the ability to re-use existing device-centric tests.”“XJTAG provides the speed and accuracy of diagnosis that we need when testing complex, densely populated boards with multiple BGAs and limited test points.” “Using the XJTAG system, we can now isolate a faulty device immediately and rework or re-flow the failed component to rectify the problem. This saves us time and increases our yields.” “Using XJTAG we can now test and debug our boards in minutes as opposed to days and we don't need dedicated people” “XJTAG has exceeded our expectations. Its unparalleled speed, accuracy and ease-of-use have enabled us to save days, if not weeks, off the development phase.” “XJTAG is a fast, extremely versatile and cost-effective tool for generating high test coverage on PCBs containing both JTAG and non-JTAG devices.” Although JTAG's early applications targeted board level testing, the JTAG standard was designed to assist with device, board, and system testing, diagnosis, and fault isolation. JTAG allows device programmer hardware to transfer data into internal non-volatile device memory (e.g. CPLD and FPGA’s). Some device programmers serve a double purpose for programming as well as debugging the device. In the case of FPGAs, volatile memory devices can also be programmed via the JTAG port, normally during development work. In addition, internal monitoring capabilities (temperature, voltage and current) may be accessible via the JTAG port. A JTAG interface is a special interface added to a chip. Depending on the version of JTAG, two, four, or five pins are added. The four and five pin interfaces are designed so that multiple chips on a board can have their JTAG lines daisy-chained together if specific conditions are met. The
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 07 | July 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1747 two pin interface is designed so that multiple chips can be connected in a star topology. In either case a test probe need only connect to a single "JTAG port" to have access to all chips on a circuit board. Daisy-chained JTAG (IEEE 1149.1) the connector pins are 1. TDI (Test Data In) 2. TDO (Test Data Out) 3. TCK (Test Clock) 4. TMS (Test Mode Select) 5. TRST (Test Reset) optional. 1. PROPOSED SOLUTION 1.1 Block Diagram Fig 1: Hawk eye view of the testing setup Universal test jig makes interface between computer and DUT. DUT is given power through jig power supply section which includes +/- 12 V, +/- 5V, +/- 3.3 V and 2 variable power supplies.. All connectors of DUT are connected to Universal Test Jig. Three VME type of connectors are available to connect to maximum of 480 pins. Adaptor cable is unique for each DUT hence we have to switch this cable for different DUTs .VME, EURO type of connector is supported for mating to the jig using adaptor cable. Figure 2 Fig. 2 shows internal jig block diagram, which consist of XJLINK 2.0 adaptor with two I/O PCBs. The interconnection is such that I/O PCB 1 JTAG chain is connected serially to I/O PCB 2. TDI of chain 2 is connected of chain of TDO of 1 while TCK and TMS are connected parallel to both chains. XJTAG tool i.e. XJLINK2.0 is connected to I/O PCB using ribbon cable 20 pin. Maximum of 4 TAP ports can be declared in XJDeveloper pin mapping which can control 4 TAP ports at a time. 1 TAP port is used to connect chain of CPLD in the I/O board itself. Other 3 TAP ports are useful in connecting to DUT having 3 different JTAG chains. The TRST pin is an optional active-low reset to the test logic - usually asynchronous, but sometimes synchronous, depending on the chip. If the pin is not available, the test logic can be reset by switching to the reset state synchronously, using TCK and TMS. Note that resetting test logic doesn't necessarily imply resetting anything else. There are generally some processor-specific JTAG operations which can reset all or part of the chip being debugged. Since only one data line is available, the protocol is serial. The clock input is at the TCK pin. One bit of data is transferred in from TDI, and out to TDO per TCK rising clock edge. Different instructions can be loaded. Instructions for typical ICs might read the chip ID, sample input pins, drive (or float) output pins, manipulate chip functions, or bypass (pipe TDI to TDO to logically shorten chains of multiple chips).As with any clocked signal, data presented to TDI must be valid for some chip-specific Setup time before and Hold time after the relevant (here, rising) clock edge. TDO data is valid for some chip-specific time after the falling edge of TCK. The maximum operating frequency of TCK varies depending on all chips in the chain (the lowest speed must be used), but it is typically 10-100 MHz (100-10 ns per bit). Also TCK frequencies depend on board layout and JTAG adapter capabilities and state. One chip might have a 40 MHz JTAG clock, but only if it is using a 200 MHz clock for non-JTAG operations; and it might need to use a much
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 07 | July 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1748 slower clock when it is in a low power mode. Accordingly, some JTAG adapters have adaptive clocking using an RTCK (Return TCK) signal. Faster TCK frequencies are most useful when JTAG is used to transfer lots of data, such as when storing a program executable into memory. Clocking changes on TMS steps through a standardized JTAG state machine. The JTAG state machine can reset, access an instruction register, or access data selected by the instruction register. JTAG platforms often add signals to the handful defined by the IEEE 1149.1 specification. A System Reset (SRST) signal is quite common, letting debuggers reset the whole system, not just the parts with JTAG support. Sometimes there are event signals used to trigger activity by the host or by the device being monitored through JTAG; or, perhaps, additional control lines. Even though few consumer products provide an explicit JTAG port connector, the connections are often available on the printed circuit board as a remnant from development prototyping and/or production. When exploited, these connections often provide the most viable means for reverse engineering. Communications model: - In JTAG, devices expose one or more test access ports (TAPs). Example three TAPs, which might be individual chips or might be modules inside one chip. A daisy chain of TAPs is called a scan chain, or (loosely) a target. Scan chains can be arbitrarily long, but in practice twenty TAPs is unusually long. To use JTAG, a host is connected to the target's JTAG signals (TMS, TCK, TDI, TDO, etc.) through some kind of JTAG adapter, which may need to handle issues like level shifting and galvanic isolation. The adapter connects to the host using some interface such as USB, PCI, Ethernet, and so forth. Primitives: - The host communicates with the TAPs by manipulating TMS and TDI in conjunction with TCK, and reading results through TDO (which is the only standard host-side input). TMS/TDI/TCK output transitions create the basic JTAG communication primitive on which higher layer JTAG IEEE Std 1149.1 (boundary scan) instructions Instruction register sizes tend to be small, perhaps four or seven bits wide. Except for BYPASS and EXTEST, all instruction opcodes are defined by the TAP implementor, as are their associated data registers; undefined instruction codes should not be used. Two key instructions are: 1) The BYPASS instruction, an opcode of all ones regardless of the TAP's instruction register size, must be supported by all TAPs. The instruction selects a single bit data register (also called BYPASS). The instruction allows this device to be bypassed (do nothing) while other devices in the scan path are exercised. 2) The IEEE 1149.1 (JTAG) standard describes a number of instructions to support boundary scan applications. Some of these instructions are "mandatory", but TAPs used for debug instead of boundary scan testing sometimes provide minimal or no support for these instructions. Those "mandatory" instructions operate on the Boundary Scan Register (BSR) defined in the BSDL file, and include: EXTEST for external testing, such as using pins to probe board-level behaviors PRELOAD loading pin output values before EXTEST (sometimes combined with SAMPLE) SAMPLE reading pin values into the boundary scan register 2. XJTAG 2.1 XJTAG SOFTWARE Open Source UrJTAG project supports many JTAG tools, processors, and boards. OpenOCD project supports various inexpensive JTAG adapters including USB ones based on FT2232 chips, and is mostly used with ARM projects. It provides GDB and telnet interfaces, both from Linux and from MS-Windows. Freeware Atmel provides AVR Studio on MS-Windows, for AVR8 microcontrollers, and a cross-platform AVR32studio product to support AVR32 systems. Xilinx provides lower end FPGA development tools at no cost HappyJTAG2 is embedded JTAG solution with FT2232 chip for AVR8 microcontrollers and Atmel AVR Studio on MS-Windows.
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 07 | July 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1749 CREATING YOUR XJTAG PROJECT Identifying the netlist The netlist is a file output from the schematic editor, it describes the components that are on the board and how those components are connected. The netlist for the XJDemo board is contained in the ODB++ project in the XJDemo ODB++ zip file, which was copied to the project folder previously. When using ODB++ format you can either select the top level folder or a zip file that contains the entire folder structure Identifying the BOM The BOM file provides extra information about the components on the board. This file is not required to create a test system with XJDeveloper but the extra information that it provides can be very useful in allowing XJDeveloper to automatically categorise devices in the circuit Identifying the power/ground nets There are three reasons why XJDeveloper needs to know which nets are power and ground Identifying the JTAG chain Only some of the devices in any circuit are enabled with JTAG boundary scan; the next stage increating the test system is to identify those devices in the circuit and associate the BSDL files that describe the JTAG implementation in each device Reviewing test coverage and running the Connection Test It is possible to start using XJDeveloper to test your circuit almost as soon as the description of the JTAG chain is complete. At this stage the Connection test can be used to test any net that only contains pins that are on the devices in the JTAG chain. You can review the test coverage that your test system will achieve at any stage of your setup ADVANTAGES Need for physical test points on board is eliminated => simpler board layouts Cheap test fixtures Reduced time on in-circuit test systems Increased use of standard interfaces Faster time-to-market Reduce your time & cost of board development and manufacturing test Create your own reusable test library and preserve your test IP Regain visibility of BGA interconnects hidden under the component Debug and test complex PCBs using our ‘out-of- the-box’ boundary scan solution CONCLUSIONS A simple approach is proposed in this paper to reduce the area, power, time and test coverage. XJTAG is very simple at the hardware level as it is controlled by "XJDEVELOPER software" XJTAG’s real expertise lies with upper-level algorithms hidden inside commercial and open source tools, which provide JTAG tools the ability to control Flashes, processor machine instruction stepping, memory controller registers, and other facilities needed for the board initial startup (tuning SDRAM timings, GPIO multiplexing, initial console UART, etc.) Universal Test Jig can fully exploit the features of XJTAG for functional testing as well as open and shorts using just programs and adapter cables. ACKNOWLEDGMENT The authors would like to thank UTL Technologies Ltd, and the Visvesvaraya Technological University for the support extended. The authors would also like to thank the colleagues, friends and family for their support. REFERENCES 1. Wikipedia – Internet of things – https://en.wikipedia.org/wiki/JTAG 2. http://www.ee.ic.ac.uk/pcheung/teaching/ee3_DS D/ti_jtag_seminar.pdf 3. http://www.inaccessnetworks.com/projects/ianjt ag/jtag-intro/jtag-intro.html
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 07 | July 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1750 4. http://toolbox.xilinx.com/docsan/3_1i/data/com mon/jtg/dppa/appa.htm 5. Computer Design, January 1994, “Testing Dilemmas and Corporate Alliances Fuel Boundary Scan’s Acceptance” 6. Test and Measurement World, October 1992, “Concurrent Engineering is Common Sense” 7. Computer Design, November 1992, “Design and Test Engineers Alter Rules to Facilitate Test” 8. EDN, December 3. 1992. “No ‘Accounting’ for Boundary Scan Test” 9. Neal Stollon (2011). On-Chip Instrumentation. Springer. 10. Randy Johnson, Steward Christie (Intel Corporation, 2009), JTAG 101—IEEE 1149.x and Software Debug 11. Oshana, Rob (29 October 2002). "Introduction to JTAG". Embedded Systems Design. Retrieved 5 April 2007.
Descargar ahora