SlideShare una empresa de Scribd logo

Smart logic

•Descargar como PPTX, PDF•
•
P V Krishna Mohan Gupta
P V Krishna Mohan Gupta

ip cores on fpgas

Ingeniería
1 de 49
Processor IP Cores in FPGA Presented By Mr.Nishant S. Nerpagar Smart Logic Technologies, Pune smartlogitech@gmail.com nishantnerpagar123@gmail.com
Prerequisites  Digital logic Design  VHDL  Basic idea about FPGA
What is FPGA  Configurable Logic Blocks (CLBs) contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.  • Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports directional data flow plus 3-state operation. Supports a variety of signal standards, including four high-performance differential standards. Double Data- Rate (DDR) registers are included.  • Block RAM provides data storage in the form of 18-Kbit dual-port blocks.  Digital Clock Manager (DCM) Blocks provide self-calibrating, fully digital solutions for distributing, delaying , multiplying, dividing, and phase-shifting clock signals.
I/O Capabilities • 3.3V low-voltage TTL (LVTTL) • Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V • 3V PCI at 33 MHz, and in some devices, 66 MHz • HSTL I and III at 1.8V, commonly used in memory applications • SSTL I at 1.8V and 2.5V, commonly used for memory applications Spartan-3E FPGAs support the following differential standards: • LVDS • Bus LVDS • mini-LVDS • RSDS • Differential HSTL (1.8V, Types I and III) • Differential SSTL (2.5V and 1.8V, Type I) • 2.5V LVPECL inputs
Spartan 3E
Microcontroller Vs FPGA  Sequential operations  not so flexible  Low power  Less development time  Easy to solder  Less No of I/O pin • Parallel or Sequential operations • Flexible • High power • More development time • Complex to solder • More No of I/O pin
Intellectual properties Soft IP Hard IP
Soft IP  Counters ,  Flip-flop  Ram  Picoblaze  Microblaze
Hard IP  Dcm  Multipliers  Blockram  Power -pc
 Have a fun with all Intellectual properties in Xilinx ISE
 Can we use assembly language for FPGA ?
Key Feature Set • 16 byte-wide general-purpose data registers • 1K instructions of programmable on-chip program store, automatically loaded during FPGA configuration • Byte-wide Arithmetic Logic Unit (ALU) with CARRY and ZERO indicator flags • 64-byte internal scratchpad RAM • 256 input and 256 output ports for easy expansion and enhancement • Automatic 31-location CALL/RETURN stack • Predictable performance, always two clock cycles per instruction, up to 200 MHz or 100 MIPS in a Virtex-4™ FPGA and 88 MHz or 44 MIPS in a Spartan-3 FPGA • Fast interrupt response; worst-case 5 clock cycles • Assembler, instruction-set simulator support
Output from picoblaze
Input to picoblaze
 Have a fun with all picoblaze
 Can we use C language for FPGA ?
Microblaze Overview  Microblaze is a soft core embedded in the bit stream and is not available until the FPGA has been configured.  Software-only; updates for Microblaze are possible without regenerating the bit stream.  Is one of the Fastest soft processor  Virtex- 5 (- 2), 400 MHz  Virtex- II (- 5), 125 MHz  Is supported in the following Devices,  Virtex, VirtexE, VirtexII, Spartan- II, Spartan3
Microblaze - Architecture  Thirty-two 32-bit general purpose registers.  Separate 32-bit instruction and data buses OPB (On-chip Peripheral Bus).  Separate 32-bit instruction and data buses LMB (Local Memory Bus).  Hardware multipliers (in Virtex-II and subsequent devices).  Three stage pipeline architecture : Fetch, Decode and Execute.
MicroBlaze - Architecure  The Microblaze core is organized as a Harvard architecture with separate bus interface units for data accesses and instruction accesses.  Each bus interface unit is further split into a Local Memory Bus (LMB) and IBM’s On-chip Peripheral Bus (OPB).  The LMB provides single-cycle access to on-chip dual port block RAM.  The OPB interface provides a connection to both on and off chip peripherals and memory.
Embedded Development Tool Flow Overview Data2MEM Bitstream Compiler/Linker (Simulator) C Code Debugger Standard Embedded SW Development Flow CPU code in on-chip memory ? CPU code in off-chip memory Download to Board & FPGA Object Code Standard FPGA HW Development Flow Synthesizer Place & Route Simulator VHDL/Verilog ? Download to FPGA
EDK  The Embedded Development Kit (EDK) consists of the following:  Xilinx Platform Studio – XPS  Base System Builder – BSB  Creating/Importing IP Wizard  Hardware generation tool – PlatGen  Library generation tool – LibGen  Simulation generation tool – SimGen  GNU software development tools  System verification tool – XMD  Processor IP  Drivers for IP  Documentation  Use the GUI or the shell command tool to run the EDK tool
Microblaze : Area Statistics  Area consumed by Microblaze. For a simple 8- bit counter written in “C” with the counter contents being displayed on LEDs, the details of the FPGA resources consumed are as follows: -  Device Used SPARTAN II (XC2S100 TQ144 - 5)  Number of BLOCKRAMs 4 out of 10 40%  Number of SLICEs 769 out of 1200 64%  737 SLICES FOR MICROBLAZE  32 SLICES FOR One GPIO  Total 769 SLICES of FPGA
MicroBlaze - Benefits The Complete Solution  Pre-verified and optimized soft processor Core.  IBM CoreConnectTM bus Peripherals compatible with embedded PowerPCTM in Xilinx next generation Platform.  Microblaze applications can range from software based simple state machines to complex controllers for internet appliances or other embedded applications.
MicroBlaze 32 Bit RISC On Chip Peripheral Bus BRAM GPIO LMB UART Timer Interrupt Controller OPB EMAC 10/100 Ethernet Phy IIC/SPI MicroBlaze :System Application
MicroBlaze - System Diagram Off-Chip Memory 0-4GB Off-Chip Memory 0-4GB Machine Status Reg Program Counter DataBusController Register File 32 x 32bit r0 r1 r3 1Address side LMB CoreConnect OPB I/F CoreConnect OPB I/F TM TM Data Side LMB UART Timer / Counters Interrupt Controller General Purpose I/O Watchdog Timer Instruction Buffer InstructionBusController Control Unit Multi ply Multi ply Add / Subtract Shift / Logical Multiply PROCESSOR PERIPHERALS I-LMB I-OPB D-OPB D-LMB
Soft Processors  Soft processor is an implementation of a microprocessor circuit using a standard FPGA. Features:  No dedicated silicon.  Highly flexible. Advantages  Integration - Less IC’s on your board.  Modifiable / Customizable  Your system in silicon - nothing more, nothing less.  Performance -  Some functions are easier to implement in software.  Processor intensive functions can be Off- Loaded to hardware integration.
Advantages - continued  Soft processor cores can be ‘owned’ by the customer and used across many projects – never going obsolete!  No IP / License issues  Peripherals can be added to make up the required functions  No wastage of peripherals or logic gates!  Code and peripheral ‘banks’ can be built up and used across many projects over time.
 Have a fun with all Microblaze
Our FPGA Kit
Plug in module
Plug in module
 XC3S250E-4PQG208C  XC3S500E-4PQG208C  XC2C128_TQ144  XC6SLX9_TQFP144  XC6SLX25_-3FTG256
SPARTAN 6
Input / Output kit
 nishantnerpagar123@gmail.com  9420839857
Thanks……….!  nishantnerpagar123@gmail.com  9420839857

Recomendados

Xilinx fpga cores
Xilinx fpga coresXilinx fpga cores
Xilinx fpga coressanaz nouri
 
Microblaze
MicroblazeMicroblaze
MicroblazeKrunal Siddhapathak
 
Implementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGAImplementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGADeepak Kumar
 
Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)Deepak Kumar
 
FPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIESFPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIESrevathilakshmi2
 
Training Lecture
Training LectureTraining Lecture
Training Lectureiuui
 
The Microarchitecure Of FPGA Based Soft Processor
The Microarchitecure Of FPGA Based Soft ProcessorThe Microarchitecure Of FPGA Based Soft Processor
The Microarchitecure Of FPGA Based Soft ProcessorDeepak Tomar
 
Security issues in FPGA based systems.
Security issues in FPGA based systems.Security issues in FPGA based systems.
Security issues in FPGA based systems.Rajeev Verma
 

Recomendados

Xilinx fpga cores
Xilinx fpga coresXilinx fpga cores
Xilinx fpga coressanaz nouri
 
Microblaze
MicroblazeMicroblaze
MicroblazeKrunal Siddhapathak
 
Implementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGAImplementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGADeepak Kumar
 
Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)Deepak Kumar
 
FPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIESFPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIESrevathilakshmi2
 
Training Lecture
Training LectureTraining Lecture
Training Lectureiuui
 
The Microarchitecure Of FPGA Based Soft Processor
The Microarchitecure Of FPGA Based Soft ProcessorThe Microarchitecure Of FPGA Based Soft Processor
The Microarchitecure Of FPGA Based Soft ProcessorDeepak Tomar
 
Security issues in FPGA based systems.
Security issues in FPGA based systems.Security issues in FPGA based systems.
Security issues in FPGA based systems.Rajeev Verma
 
SoC FPGA Technology
SoC FPGA TechnologySoC FPGA Technology
SoC FPGA TechnologySiraj Muhammad
 
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyTELKOMNIKA JOURNAL
 
SOC Interconnects: AMBA & CoreConnect
SOC Interconnects: AMBA & CoreConnectSOC Interconnects: AMBA & CoreConnect
SOC Interconnects: AMBA & CoreConnectA B Shinde
 
Hard ip based SoC design
Hard ip based SoC designHard ip based SoC design
Hard ip based SoC designVinchipsytm Vlsitraining
 
FPGA Configuration
FPGA ConfigurationFPGA Configuration
FPGA ConfigurationAmirali Sharifian
 
Fpga technology
Fpga technologyFpga technology
Fpga technologyNaren Sridhar
 
FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014Ibrahim Hejab
 
SOC Processors Used in SOC
SOC Processors Used in SOCSOC Processors Used in SOC
SOC Processors Used in SOCA B Shinde
 
CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)
CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)
CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)byteLAKE
 
SOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC ToolsSOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC ToolsA B Shinde
 
Introduction to fpga synthesis tools
Introduction to fpga synthesis toolsIntroduction to fpga synthesis tools
Introduction to fpga synthesis toolsHossam Hassan
 
FPGA Intro
FPGA IntroFPGA Intro
FPGA Intronaito88
 
An Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping ApproachAn Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping ApproachMostafa Khamis
 
Cpld fpga
Cpld fpgaCpld fpga
Cpld fpgaanishgoel
 
3rd Lecture
3rd Lecture3rd Lecture
3rd Lecturebabak danyal
 
An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5Premier Farnell
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyAltera Corporation
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationMuhammad Muzaffar Khan
 
Developing an embedded video application on dual Linux + FPGA architecture
Developing an embedded video application on dual Linux + FPGA architectureDeveloping an embedded video application on dual Linux + FPGA architecture
Developing an embedded video application on dual Linux + FPGA architectureChristian Charreyre
 
Asic vs fpga
Asic vs fpgaAsic vs fpga
Asic vs fpgaShalini Kamade
 
مشروع 4
مشروع 4مشروع 4
مشروع 4guest1dc210
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedChili.CHIPS
 

Más contenido relacionado

La actualidad más candente

Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyTELKOMNIKA JOURNAL
 
SOC Interconnects: AMBA & CoreConnect
SOC Interconnects: AMBA & CoreConnectSOC Interconnects: AMBA & CoreConnect
SOC Interconnects: AMBA & CoreConnectA B Shinde
 
FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014Ibrahim Hejab
 
SOC Processors Used in SOC
SOC Processors Used in SOCSOC Processors Used in SOC
SOC Processors Used in SOCA B Shinde
 
CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)
CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)
CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)byteLAKE
 
SOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC ToolsSOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC ToolsA B Shinde
 
Introduction to fpga synthesis tools
Introduction to fpga synthesis toolsIntroduction to fpga synthesis tools
Introduction to fpga synthesis toolsHossam Hassan
 
FPGA Intro
FPGA IntroFPGA Intro
FPGA Intronaito88
 
An Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping ApproachAn Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping ApproachMostafa Khamis
 
An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5Premier Farnell
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyAltera Corporation
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationMuhammad Muzaffar Khan
 
Developing an embedded video application on dual Linux + FPGA architecture
Developing an embedded video application on dual Linux + FPGA architectureDeveloping an embedded video application on dual Linux + FPGA architecture
Developing an embedded video application on dual Linux + FPGA architectureChristian Charreyre
 

La actualidad más candente (20)

SoC FPGA Technology
SoC FPGA TechnologySoC FPGA Technology
SoC FPGA Technology
 
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
 
SOC Interconnects: AMBA & CoreConnect
SOC Interconnects: AMBA & CoreConnectSOC Interconnects: AMBA & CoreConnect
SOC Interconnects: AMBA & CoreConnect
 
Hard ip based SoC design
Hard ip based SoC designHard ip based SoC design
Hard ip based SoC design
 
FPGA Configuration
FPGA ConfigurationFPGA Configuration
FPGA Configuration
 
Fpga technology
Fpga technologyFpga technology
Fpga technology
 
FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014
 
SOC Processors Used in SOC
SOC Processors Used in SOCSOC Processors Used in SOC
SOC Processors Used in SOC
 
CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)
CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)
CFD acceleration with FPGA (byteLAKE's presentation from PPAM 2019)
 
SOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC ToolsSOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC Tools
 
Introduction to fpga synthesis tools
Introduction to fpga synthesis toolsIntroduction to fpga synthesis tools
Introduction to fpga synthesis tools
 
FPGA Intro
FPGA IntroFPGA Intro
FPGA Intro
 
An Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping ApproachAn Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping Approach
 
Cpld fpga
Cpld fpgaCpld fpga
Cpld fpga
 
3rd Lecture
3rd Lecture3rd Lecture
3rd Lecture
 
An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester Presentation
 
Developing an embedded video application on dual Linux + FPGA architecture
Developing an embedded video application on dual Linux + FPGA architectureDeveloping an embedded video application on dual Linux + FPGA architecture
Developing an embedded video application on dual Linux + FPGA architecture
 
Asic vs fpga
Asic vs fpgaAsic vs fpga
Asic vs fpga
 

Destacado

SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedChili.CHIPS
 
The comparison between FPGA , ARDUINO , ASIC
The comparison between FPGA , ARDUINO , ASIC The comparison between FPGA , ARDUINO , ASIC
The comparison between FPGA , ARDUINO , ASIC Mohamed Youssery
 

Destacado (6)

مشروع 4
مشروع 4مشروع 4
مشروع 4
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
مشروع4
مشروع4مشروع4
مشروع4
 
The comparison between FPGA , ARDUINO , ASIC
The comparison between FPGA , ARDUINO , ASIC The comparison between FPGA , ARDUINO , ASIC
The comparison between FPGA , ARDUINO , ASIC
 
What is FPGA?
What is FPGA?What is FPGA?
What is FPGA?
 
FPGA
FPGAFPGA
FPGA
 

Similar a Smart logic

Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptxSoftcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptxSnehaLatha68
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Amr Rashed
 
Microcontroller from basic_to_advanced
Microcontroller from basic_to_advancedMicrocontroller from basic_to_advanced
Microcontroller from basic_to_advancedImran Sheikh
 
Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)A B Shinde
 
Nios2 and ip core
Nios2 and ip coreNios2 and ip core
Nios2 and ip coreanishgoel
 
Introduction to intel galileo board gen2
Introduction to intel galileo board gen2Introduction to intel galileo board gen2
Introduction to intel galileo board gen2Harshit Srivastava
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)NAGASAI547
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptL12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptMikeTango5
 
Cpld and fpga mod vi
Cpld and fpga mod viCpld and fpga mod vi
Cpld and fpga mod viAgi George
 
Shoftcore Processors
Shoftcore ProcessorsShoftcore Processors
Shoftcore ProcessorsAnish Goel
 
Overview of ST7 8-bit Microcontrollers
Overview of ST7 8-bit MicrocontrollersOverview of ST7 8-bit Microcontrollers
Overview of ST7 8-bit MicrocontrollersPremier Farnell
 
Ppt on six month training on embedded system & IOT
Ppt on six month training on embedded system & IOTPpt on six month training on embedded system & IOT
Ppt on six month training on embedded system & IOTpreetigill309
 
PIC MICROCONTROLLERS -CLASS NOTES
PIC MICROCONTROLLERS -CLASS NOTESPIC MICROCONTROLLERS -CLASS NOTES
PIC MICROCONTROLLERS -CLASS NOTESDr.YNM
 
00 opencapi acceleration framework yonglu_ver2
00 opencapi acceleration framework yonglu_ver200 opencapi acceleration framework yonglu_ver2
00 opencapi acceleration framework yonglu_ver2Yutaka Kawai
 
Ip interfaces by faststream technologies
Ip interfaces by faststream technologiesIp interfaces by faststream technologies
Ip interfaces by faststream technologiesVishalMalhotra58
 

Similar a Smart logic (20)

Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptxSoftcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
 
TMS320C5x
TMS320C5xTMS320C5x
TMS320C5x
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
 
Microcontroller from basic_to_advanced
Microcontroller from basic_to_advancedMicrocontroller from basic_to_advanced
Microcontroller from basic_to_advanced
 
Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)
 
Nios2 and ip core
Nios2 and ip coreNios2 and ip core
Nios2 and ip core
 
Introduction to intel galileo board gen2
Introduction to intel galileo board gen2Introduction to intel galileo board gen2
Introduction to intel galileo board gen2
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptL12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
 
Cpld and fpga mod vi
Cpld and fpga mod viCpld and fpga mod vi
Cpld and fpga mod vi
 
Shoftcore Processors
Shoftcore ProcessorsShoftcore Processors
Shoftcore Processors
 
An introduction to FPGAs and Their MPSOCs
An introduction to FPGAs and Their MPSOCs An introduction to FPGAs and Their MPSOCs
An introduction to FPGAs and Their MPSOCs
 
nios.ppt
nios.pptnios.ppt
nios.ppt
 
4_BIT_ALU
4_BIT_ALU4_BIT_ALU
4_BIT_ALU
 
Overview of ST7 8-bit Microcontrollers
Overview of ST7 8-bit MicrocontrollersOverview of ST7 8-bit Microcontrollers
Overview of ST7 8-bit Microcontrollers
 
Ppt on six month training on embedded system & IOT
Ppt on six month training on embedded system & IOTPpt on six month training on embedded system & IOT
Ppt on six month training on embedded system & IOT
 
PIC MICROCONTROLLERS -CLASS NOTES
PIC MICROCONTROLLERS -CLASS NOTESPIC MICROCONTROLLERS -CLASS NOTES
PIC MICROCONTROLLERS -CLASS NOTES
 
00 opencapi acceleration framework yonglu_ver2
00 opencapi acceleration framework yonglu_ver200 opencapi acceleration framework yonglu_ver2
00 opencapi acceleration framework yonglu_ver2
 
FPGA Introduction
FPGA IntroductionFPGA Introduction
FPGA Introduction
 
Ip interfaces by faststream technologies
Ip interfaces by faststream technologiesIp interfaces by faststream technologies
Ip interfaces by faststream technologies
 

Último

Engineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planesEngineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planesRAJNEESHKUMAR341697
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayEpec Engineered Technologies
 
Block diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.pptBlock diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.pptNANDHAKUMARA10
 
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKARHAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKARKOUSTAV SARKAR
 
Computer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to ComputersComputer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to ComputersMairaAshraf6
 
kiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal loadkiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal loadhamedmustafa094
 
DC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationDC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationBhangaleSonal
 
+97470301568>> buy weed in qatar,buy thc oil qatar,buy weed and vape oil in d...
+97470301568>> buy weed in qatar,buy thc oil qatar,buy weed and vape oil in d...+97470301568>> buy weed in qatar,buy thc oil qatar,buy weed and vape oil in d...
+97470301568>> buy weed in qatar,buy thc oil qatar,buy weed and vape oil in d...Health
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXssuser89054b
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfJiananWang21
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VDineshKumar4165
 
Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdfKamal Acharya
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Call Girls Mumbai
 
Minimum and Maximum Modes of microprocessor 8086
Minimum and Maximum Modes of microprocessor 8086Minimum and Maximum Modes of microprocessor 8086
Minimum and Maximum Modes of microprocessor 8086anil_gaur
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"mphochane1998
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptDineshKumar4165
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdfKamal Acharya
 

Último (20)

Engineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planesEngineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planes
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
Block diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.pptBlock diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.ppt
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
 
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKARHAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
 
Computer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to ComputersComputer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to Computers
 
kiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal loadkiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal load
 
DC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationDC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equation
 
+97470301568>> buy weed in qatar,buy thc oil qatar,buy weed and vape oil in d...
+97470301568>> buy weed in qatar,buy thc oil qatar,buy weed and vape oil in d...+97470301568>> buy weed in qatar,buy thc oil qatar,buy weed and vape oil in d...
+97470301568>> buy weed in qatar,buy thc oil qatar,buy weed and vape oil in d...
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdf
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
 
Minimum and Maximum Modes of microprocessor 8086
Minimum and Maximum Modes of microprocessor 8086Minimum and Maximum Modes of microprocessor 8086
Minimum and Maximum Modes of microprocessor 8086
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.ppt
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 

Smart logic

  • 1. Processor IP Cores in FPGA Presented By Mr.Nishant S. Nerpagar Smart Logic Technologies, Pune smartlogitech@gmail.com nishantnerpagar123@gmail.com
  • 2. Prerequisites  Digital logic Design  VHDL  Basic idea about FPGA
  • 3. What is FPGA  Configurable Logic Blocks (CLBs) contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.  • Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports directional data flow plus 3-state operation. Supports a variety of signal standards, including four high-performance differential standards. Double Data- Rate (DDR) registers are included.  • Block RAM provides data storage in the form of 18-Kbit dual-port blocks.  Digital Clock Manager (DCM) Blocks provide self-calibrating, fully digital solutions for distributing, delaying , multiplying, dividing, and phase-shifting clock signals.
  • 4.
  • 5. I/O Capabilities • 3.3V low-voltage TTL (LVTTL) • Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V • 3V PCI at 33 MHz, and in some devices, 66 MHz • HSTL I and III at 1.8V, commonly used in memory applications • SSTL I at 1.8V and 2.5V, commonly used for memory applications Spartan-3E FPGAs support the following differential standards: • LVDS • Bus LVDS • mini-LVDS • RSDS • Differential HSTL (1.8V, Types I and III) • Differential SSTL (2.5V and 1.8V, Type I) • 2.5V LVPECL inputs
  • 6.
  • 8.
  • 9. Microcontroller Vs FPGA  Sequential operations  not so flexible  Low power  Less development time  Easy to solder  Less No of I/O pin • Parallel or Sequential operations • Flexible • High power • More development time • Complex to solder • More No of I/O pin
  • 11. Soft IP  Counters ,  Flip-flop  Ram  Picoblaze  Microblaze
  • 12. Hard IP  Dcm  Multipliers  Blockram  Power -pc
  • 13.  Have a fun with all Intellectual properties in Xilinx ISE
  • 14.  Can we use assembly language for FPGA ?
  • 15.
  • 16. Key Feature Set • 16 byte-wide general-purpose data registers • 1K instructions of programmable on-chip program store, automatically loaded during FPGA configuration • Byte-wide Arithmetic Logic Unit (ALU) with CARRY and ZERO indicator flags • 64-byte internal scratchpad RAM • 256 input and 256 output ports for easy expansion and enhancement • Automatic 31-location CALL/RETURN stack • Predictable performance, always two clock cycles per instruction, up to 200 MHz or 100 MIPS in a Virtex-4™ FPGA and 88 MHz or 44 MIPS in a Spartan-3 FPGA • Fast interrupt response; worst-case 5 clock cycles • Assembler, instruction-set simulator support
  • 17.
  • 20.
  • 21.  Have a fun with all picoblaze
  • 22.  Can we use C language for FPGA ?
  • 23.
  • 24. Microblaze Overview  Microblaze is a soft core embedded in the bit stream and is not available until the FPGA has been configured.  Software-only; updates for Microblaze are possible without regenerating the bit stream.  Is one of the Fastest soft processor  Virtex- 5 (- 2), 400 MHz  Virtex- II (- 5), 125 MHz  Is supported in the following Devices,  Virtex, VirtexE, VirtexII, Spartan- II, Spartan3
  • 25.
  • 26.
  • 27.
  • 28. Microblaze - Architecture  Thirty-two 32-bit general purpose registers.  Separate 32-bit instruction and data buses OPB (On-chip Peripheral Bus).  Separate 32-bit instruction and data buses LMB (Local Memory Bus).  Hardware multipliers (in Virtex-II and subsequent devices).  Three stage pipeline architecture : Fetch, Decode and Execute.
  • 29. MicroBlaze - Architecure  The Microblaze core is organized as a Harvard architecture with separate bus interface units for data accesses and instruction accesses.  Each bus interface unit is further split into a Local Memory Bus (LMB) and IBM’s On-chip Peripheral Bus (OPB).  The LMB provides single-cycle access to on-chip dual port block RAM.  The OPB interface provides a connection to both on and off chip peripherals and memory.
  • 30.
  • 31. Embedded Development Tool Flow Overview Data2MEM Bitstream Compiler/Linker (Simulator) C Code Debugger Standard Embedded SW Development Flow CPU code in on-chip memory ? CPU code in off-chip memory Download to Board & FPGA Object Code Standard FPGA HW Development Flow Synthesizer Place & Route Simulator VHDL/Verilog ? Download to FPGA
  • 32. EDK  The Embedded Development Kit (EDK) consists of the following:  Xilinx Platform Studio – XPS  Base System Builder – BSB  Creating/Importing IP Wizard  Hardware generation tool – PlatGen  Library generation tool – LibGen  Simulation generation tool – SimGen  GNU software development tools  System verification tool – XMD  Processor IP  Drivers for IP  Documentation  Use the GUI or the shell command tool to run the EDK tool
  • 33. Microblaze : Area Statistics  Area consumed by Microblaze. For a simple 8- bit counter written in “C” with the counter contents being displayed on LEDs, the details of the FPGA resources consumed are as follows: -  Device Used SPARTAN II (XC2S100 TQ144 - 5)  Number of BLOCKRAMs 4 out of 10 40%  Number of SLICEs 769 out of 1200 64%  737 SLICES FOR MICROBLAZE  32 SLICES FOR One GPIO  Total 769 SLICES of FPGA
  • 34. MicroBlaze - Benefits The Complete Solution  Pre-verified and optimized soft processor Core.  IBM CoreConnectTM bus Peripherals compatible with embedded PowerPCTM in Xilinx next generation Platform.  Microblaze applications can range from software based simple state machines to complex controllers for internet appliances or other embedded applications.
  • 35. MicroBlaze 32 Bit RISC On Chip Peripheral Bus BRAM GPIO LMB UART Timer Interrupt Controller OPB EMAC 10/100 Ethernet Phy IIC/SPI MicroBlaze :System Application
  • 36. MicroBlaze - System Diagram Off-Chip Memory 0-4GB Off-Chip Memory 0-4GB Machine Status Reg Program Counter DataBusController Register File 32 x 32bit r0 r1 r3 1Address side LMB CoreConnect OPB I/F CoreConnect OPB I/F TM TM Data Side LMB UART Timer / Counters Interrupt Controller General Purpose I/O Watchdog Timer Instruction Buffer InstructionBusController Control Unit Multi ply Multi ply Add / Subtract Shift / Logical Multiply PROCESSOR PERIPHERALS I-LMB I-OPB D-OPB D-LMB
  • 37. Soft Processors  Soft processor is an implementation of a microprocessor circuit using a standard FPGA. Features:  No dedicated silicon.  Highly flexible. Advantages  Integration - Less IC’s on your board.  Modifiable / Customizable  Your system in silicon - nothing more, nothing less.  Performance -  Some functions are easier to implement in software.  Processor intensive functions can be Off- Loaded to hardware integration.
  • 38. Advantages - continued  Soft processor cores can be ‘owned’ by the customer and used across many projects – never going obsolete!  No IP / License issues  Peripherals can be added to make up the required functions  No wastage of peripherals or logic gates!  Code and peripheral ‘banks’ can be built up and used across many projects over time.
  • 39.  Have a fun with all Microblaze
  • 42.
  • 44.  XC3S250E-4PQG208C  XC3S500E-4PQG208C  XC2C128_TQ144  XC6SLX9_TQFP144  XC6SLX25_-3FTG256
  • 47.