SlideShare una empresa de Scribd logo
1 de 30
1MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Introduction to Logic Gates
• Logical gates
– Inverter
– AND
– OR
– NAND
– NOR
– Exclusive OR (XOR)
– Exclusive NOR (XNOR)
• Draw Logic Circuit
• Analysis of Logic Circuit
2MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Introduction to Logic Gates
• Universal gates NAND and NOR
– NAND gate
– NOR gate
• Execution using NAND gate
• Execution using NOR gate
• Positive & Negative Logic
• SOP Expression Execution
• POS Expression Execution
• Integrated Logic Circuit Family
3MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
4MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• Inverter gate
• The use of inverter: complement
5MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• AND gate
6MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• OR gate
7MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• NAND gate
8MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• NOR gate
9MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• Exclusive OR (XOR) gate
10MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Gates
• Exclusive NOR (XNOR) gate
11MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Draw Logic Gates
• When Boolean expression is obtained, we
can draw logic gates
• Example:
– F1 = xyz’ (use three input AND gate)
12MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Draw Logic Gates
13MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Circuit Analysis
• When logic circuit is given, we can analyze
the circuit to obtain logical expression
• Example:
– What is the Boolean expression for F4
14MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Logic Circuit Analysis
• What is the Boolean expression for F5
15MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Universal Gates: NAND & NOR
• Gate AND/OR/NOT is enough to build any
Boolean function
• Even though, other gates is also used because:
– Very useful (no choice)
– Save transistor’s number
– Self sufficient (can build any gate from it)
NAND/NOR: save, self sufficient
XOR: useful (e.g. execute parity bit)
16MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
NAND Gate
• NAND gate is self sufficient (i.e.can build
any gate from it)
• Can be used for building AND/OR/NOT
gate
• Build NOT gate using NAND gate
17MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
NAND Gate
• Build AND gate using NAND gates
• Build OR gate using NAND gates
18MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
NOR Gate
• NOR gate is also self sufficient
• Can be used for building AND/OR/NOT
gate
• Build NOT gate using NOR gate
19MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
NOR Gate
• Build AND gate using NOR gates
• Build OR gate using NOR gates
20MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Build using NAND gate
• It is not impossible to build Boolean
expression using NAND gates
Steps
– Obtain sum-of-product Boolean expression
• E.g: F3 = xy’ +x’z
– Use DeMorgan theorem to get expression using
two level NAND gate
• E.g: F3 = xy’ +x’z
= (xy’+x’z)”
= ((xy’)’.(x’z)’)’
21MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Build using NAND gate
22MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Build using NOR gate
• It is not impossible to build Boolean
expression using NOR gates
Steps
– Obtain product-of-sum Boolean expression
• E.g: F6 = (x+y’).(x’+z)
– Use DeMorgan theorem to get expression using
two level NAND gate
• E.g: F3 = (x+y’).(x’+z)
=((x+y’).(x’+z))’’
= ((x+y’)+(x’+z)’)’
23MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Build using NOR gate
24MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Positive & Negative Logic
• In logic gate, most of the time
– H (High Voltage, 5V) = logic 1
– L (Low Voltage, 0V) = logic 0
• This is called positive logic
• However, if it is inverted, it is negative logic
– H (High Voltage, 5V) = logic 0
– L (Low Voltage, 0V) = logic 1
• Depends, some similar gate need different
Boolean function
25MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Positive & Negative Logic
• Signal which is set to logic 1 is said to be
active and true
• Signal which is set to logic 0 is said to be
not active and false
• The name of active high signal is always
written in non-compliment form
• The name of active low signal is always
written in non-compliment form
26MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Positive & Negative Logic
27MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Construction of SOP Expression
• Sum-of-product expression can be built
using
– Two level logic gate AND-OR
– Two level logic gate AND-NOT
• Logic AND-OR gate
28MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Construction of SOP Expression
• NAND-NAND circuit (with transformation
circuit)
– Add two balls
– Change OR with NAND
with inverted input and ball
on it’s compliment input
29MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Construction of POS Expression
• Product-of-sum expression can be built
using
– Two level logic gate AND-OR
– Two level logic gate AND-NOT
• Logic AND-OR gate
30MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Construction of POS Expression
• NOR-NOR circuit (with transformation
circuit)
– Add two balls
– Change AND with NOR
with inverted input and ball
on it’s compliment input
 
 
 
”:

Más contenido relacionado

La actualidad más candente

La actualidad más candente (20)

Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Data types in verilog
Data types in verilogData types in verilog
Data types in verilog
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Nand and nor
Nand and norNand and nor
Nand and nor
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilogDesign and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
flip flop Presentation
flip flop  Presentationflip flop  Presentation
flip flop Presentation
 
Logic gates ppt
Logic gates pptLogic gates ppt
Logic gates ppt
 
Programmable logic devices
Programmable logic devicesProgrammable logic devices
Programmable logic devices
 
APB protocol v1.0
APB protocol v1.0APB protocol v1.0
APB protocol v1.0
 
Op amp(operational amplifier)
Op amp(operational amplifier)Op amp(operational amplifier)
Op amp(operational amplifier)
 
VLSI & E-CAD Lab Manual
VLSI & E-CAD Lab ManualVLSI & E-CAD Lab Manual
VLSI & E-CAD Lab Manual
 
Latches
LatchesLatches
Latches
 
Sequential circuits in Digital Electronics
Sequential circuits in Digital ElectronicsSequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
 
Flipflop
FlipflopFlipflop
Flipflop
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
 
Ic 555
Ic 555Ic 555
Ic 555
 

Más de Ramasubbu .P (20)

radar
radarradar
radar
 
Press
PressPress
Press
 
Milling 2
Milling 2Milling 2
Milling 2
 
MIlling 1
MIlling 1MIlling 1
MIlling 1
 
Drillings
DrillingsDrillings
Drillings
 
Holding
HoldingHolding
Holding
 
Saftey
SafteySaftey
Saftey
 
Harvesting
HarvestingHarvesting
Harvesting
 
Plough
PloughPlough
Plough
 
Tractor PTO
Tractor PTOTractor PTO
Tractor PTO
 
Tractor Components
Tractor ComponentsTractor Components
Tractor Components
 
MSAT
MSATMSAT
MSAT
 
GPS
GPSGPS
GPS
 
RTOS
RTOSRTOS
RTOS
 
Virus
VirusVirus
Virus
 
Hacker
HackerHacker
Hacker
 
Denail of Service
Denail of ServiceDenail of Service
Denail of Service
 
RAID CONCEPT
RAID CONCEPTRAID CONCEPT
RAID CONCEPT
 
Network Security
Network SecurityNetwork Security
Network Security
 
Timer
TimerTimer
Timer
 

Último

BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdfSoniaTolstoy
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeThiyagu K
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...christianmathematics
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Sapana Sha
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingTeacherCyreneCayanan
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationnomboosow
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingTechSoup
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhikauryashika82
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformChameera Dedduwage
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdfQucHHunhnh
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxVishalSingh1417
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Krashi Coaching
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdfQucHHunhnh
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfAyushMahapatra5
 

Último (20)

BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writing
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communication
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy Reform
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
Advance Mobile Application Development class 07
Advance Mobile Application Development class 07Advance Mobile Application Development class 07
Advance Mobile Application Development class 07
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdf
 
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
 

Logic Gates

  • 1. 1MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Introduction to Logic Gates • Logical gates – Inverter – AND – OR – NAND – NOR – Exclusive OR (XOR) – Exclusive NOR (XNOR) • Draw Logic Circuit • Analysis of Logic Circuit
  • 2. 2MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Introduction to Logic Gates • Universal gates NAND and NOR – NAND gate – NOR gate • Execution using NAND gate • Execution using NOR gate • Positive & Negative Logic • SOP Expression Execution • POS Expression Execution • Integrated Logic Circuit Family
  • 3. 3MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates
  • 4. 4MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • Inverter gate • The use of inverter: complement
  • 5. 5MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • AND gate
  • 6. 6MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • OR gate
  • 7. 7MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • NAND gate
  • 8. 8MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • NOR gate
  • 9. 9MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • Exclusive OR (XOR) gate
  • 10. 10MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Gates • Exclusive NOR (XNOR) gate
  • 11. 11MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Draw Logic Gates • When Boolean expression is obtained, we can draw logic gates • Example: – F1 = xyz’ (use three input AND gate)
  • 12. 12MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Draw Logic Gates
  • 13. 13MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Circuit Analysis • When logic circuit is given, we can analyze the circuit to obtain logical expression • Example: – What is the Boolean expression for F4
  • 14. 14MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Logic Circuit Analysis • What is the Boolean expression for F5
  • 15. 15MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Universal Gates: NAND & NOR • Gate AND/OR/NOT is enough to build any Boolean function • Even though, other gates is also used because: – Very useful (no choice) – Save transistor’s number – Self sufficient (can build any gate from it) NAND/NOR: save, self sufficient XOR: useful (e.g. execute parity bit)
  • 16. 16MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NAND Gate • NAND gate is self sufficient (i.e.can build any gate from it) • Can be used for building AND/OR/NOT gate • Build NOT gate using NAND gate
  • 17. 17MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NAND Gate • Build AND gate using NAND gates • Build OR gate using NAND gates
  • 18. 18MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NOR Gate • NOR gate is also self sufficient • Can be used for building AND/OR/NOT gate • Build NOT gate using NOR gate
  • 19. 19MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR NOR Gate • Build AND gate using NOR gates • Build OR gate using NOR gates
  • 20. 20MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NAND gate • It is not impossible to build Boolean expression using NAND gates Steps – Obtain sum-of-product Boolean expression • E.g: F3 = xy’ +x’z – Use DeMorgan theorem to get expression using two level NAND gate • E.g: F3 = xy’ +x’z = (xy’+x’z)” = ((xy’)’.(x’z)’)’
  • 21. 21MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NAND gate
  • 22. 22MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NOR gate • It is not impossible to build Boolean expression using NOR gates Steps – Obtain product-of-sum Boolean expression • E.g: F6 = (x+y’).(x’+z) – Use DeMorgan theorem to get expression using two level NAND gate • E.g: F3 = (x+y’).(x’+z) =((x+y’).(x’+z))’’ = ((x+y’)+(x’+z)’)’
  • 23. 23MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Build using NOR gate
  • 24. 24MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Positive & Negative Logic • In logic gate, most of the time – H (High Voltage, 5V) = logic 1 – L (Low Voltage, 0V) = logic 0 • This is called positive logic • However, if it is inverted, it is negative logic – H (High Voltage, 5V) = logic 0 – L (Low Voltage, 0V) = logic 1 • Depends, some similar gate need different Boolean function
  • 25. 25MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Positive & Negative Logic • Signal which is set to logic 1 is said to be active and true • Signal which is set to logic 0 is said to be not active and false • The name of active high signal is always written in non-compliment form • The name of active low signal is always written in non-compliment form
  • 26. 26MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Positive & Negative Logic
  • 27. 27MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Construction of SOP Expression • Sum-of-product expression can be built using – Two level logic gate AND-OR – Two level logic gate AND-NOT • Logic AND-OR gate
  • 28. 28MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Construction of SOP Expression • NAND-NAND circuit (with transformation circuit) – Add two balls – Change OR with NAND with inverted input and ball on it’s compliment input
  • 29. 29MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Construction of POS Expression • Product-of-sum expression can be built using – Two level logic gate AND-OR – Two level logic gate AND-NOT • Logic AND-OR gate
  • 30. 30MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR Construction of POS Expression • NOR-NOR circuit (with transformation circuit) – Add two balls – Change AND with NOR with inverted input and ball on it’s compliment input       ”: