SlideShare una empresa de Scribd logo
1 de 22
PRESENTED BY:
SYEDA RIDA FATIMA TAQVI
Addressing Modes
Addressing mode:
The different ways in which the
location of an operand is
specified in an instruction are
addressing modes.
Instruction Cycle & PC :
 The control unit of a computer is designed to go through an
instruction cycle that is divided into three major phases:
-Fetch the instruction.
-Decode the instruction.
-Execute the instruction.
 PC (program counter) is a register that keeps track of the
instructions in the program stored in the memory. PC holds
the address of the instruction to be executed next and is
incremented each time an instruction is fetched from
memory.
Instruction Format:
An example of an instruction format
• Operation code field defines the operation to be performed.
• Mode field is used to locate the operands needed for the operation.
• Address field designate a memory address or a register .
but there may or may not be an address field in the
instruction . If there is an address field it designate a memory
address or processor register.
opcode Mode Address
Modes that need no address field:
There are different addressing modes (10)
Although most addressing modes modify the address field of
the instruction, there are two modes that need no address field
at all.
These are
 Implied mode
 Immediate mode
1-Implied mode:
In this mode the operands are specified implicitly in
the definition of the instruction.
for example: zero address instruction in stack
organized CPU the operation type instruction do
not need an address field. The instruction
ADD
in a stack computer consists of an operation code only
with no address field .There is no need to specify
operands with an address field since all operands are
implied to be in the stack.
2-Immediate Addressing Mode:
In this mode the operand itself specified in the instruction .
In other words
An immediate mode instruction has an
operand rather than an address field . The
operand field contain the actual operand to be
used.
for example:
MOV R # 20
This instruction is used to initialize a register to a
constant.
When the address field specify a processor register the
instruction is said to be in the register mode.
In the register mode the operands are in registers
that resides inside the CPU.
for example:
MOV R1 , R2
R2
opcode Register name
operand
4-Register Indirect Mode:
In this mode the instruction specifies register in the CPU whose content give
the address of the operand in the memory.
OR
The selected register contain the address of the register rather than operand
itself .
for example:
MOV A , (R) ( this notation identify
R do not contain the
operand it contain the
R address of operand )
memory
• Used in pointers.
opcode Reg name
Memory
address
operand
5-Autoincrement/Autodecrement Mode:
In this mode E.A of the operand is the content of register specified in
instruction , after / before accessing the operand the content of the
register are automatically incremented/decremented to the step size
d.
 This mode is similar to the register indirect mode except that the
register is incre /decr after it’s value is used.
 For example: ADD R1,(R2)+ memory
E.A=[R] 1000
E.A=[R]+d R 1001
E.A=[R]+2d 1002
• This mode is used in loop counter. 1003
opcode R
E.A(1003)
operand
6-Direct Addressing Mode:
In this mode E.A / address of operand directly given I n
instruction.
In this mode the effective address is equal to the address
part of the instruction the operand resides in memory and its
address is given directly by the address field of the instruction.
for example: ADD R , 2000 E.A
r r+[2000]
opcode E.A
Operand
value
7-Indirect Addressing Mode:
In this mode address field of an instruction give the address where the E.A is
stored in memory . Control fetch the instruction from memory and uses its
address part to access memory again to read the E.A.
Example:
memory
memory
opcode
Memory
address
E.A
operand
A few addressing modes require that the address field
of the instruction be added to the content of a specific
register in the CPU the effective address in these
modes is obtained from the following computation:
E.A = address part of the instruction
+ content of CPU register
The CPU register used in the computation may be the
PC(program counter),Index register , Base register.
In either case we have different
addressing modes.
These modes are:
1-Relative Address Mode
2-Indexed Addressing Mode
3-Base Register Addressing Mode
8-Relative Address mode (relative to PC):
In this mode the content of the PC is added to the address part of instruction
in order to obtain the effective address.
PC
+ E.A = A + B
Instruction PC
E.A=2000+1002
E.A= 3002
opcode address(A)
B
opcode 2000
1002
9-Index Addressing Mode:
In this mode the content of an index register is added
to the address part of the instruction to obtain the
effective address.
• Base Register : It is a special CPU register that contains an index value.
• Address field of the instruction defines the beginning address of data are
in memory.
• Each operand in array is stored in memory relative to the beginning
address.
• The distance b/w the beginning address and the address of the operand is
the index value stored in the register .
Example:
Instruction IR
1000
1000 1001 1002 1003 1004
[A]
0 1 2 3 4
E.A=1000+3
This type of address mode used to access array element.
opcode
Memory add /base
address
3
operand
10-Base Register Addressing Mode:
In this mode the content of a base register is added to the
address part of the instruction to obtain the effective address.
• This mode is similar to index addressing Mode except that the
register is now called a base register instead of an index
register.
• The diff b/w these modes is in the way they are used rather
than in the way they are computed.
• An index register is assumed to hold an index number that is
relative to the address part.
• A base register is assumed to hold a base address and the
address field of the instruction give a displacement relative to
this base address.
Example:
base register
E.A=A+B
base register
E.A=4+1000
E.A=1004
opcode
Displacement(
A)
Base
address(B)
opcode 4
1000
Why Addressing Modes are used:
Computer use addressing mode techniques for the purpose
of giving programming versatility to the user by providing
such facilities:
1-as pointer to memory.
2-as counters for loop controls.
3-indexing of data.
4-Program relocation.
5-to reduce the number of bits in the addressing
field of the instruction.
ADDRESSING MODES

Más contenido relacionado

La actualidad más candente

Computer organization and architecture
Computer organization and architectureComputer organization and architecture
Computer organization and architecture
Subesh Kumar Yadav
 
Cache coherence
Cache coherenceCache coherence
Cache coherence
Employee
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O Devices
Slideshare
 

La actualidad más candente (20)

Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 
Architecture of 8086 microprocessor
Architecture of  8086 microprocessorArchitecture of  8086 microprocessor
Architecture of 8086 microprocessor
 
Computer architecture addressing modes and formats
Computer architecture addressing modes and formatsComputer architecture addressing modes and formats
Computer architecture addressing modes and formats
 
Input output interface
Input output interfaceInput output interface
Input output interface
 
Computer organization and architecture
Computer organization and architectureComputer organization and architecture
Computer organization and architecture
 
8085 logical instruction
8085 logical instruction8085 logical instruction
8085 logical instruction
 
Error Detection And Correction
Error Detection And CorrectionError Detection And Correction
Error Detection And Correction
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memory
 
Cache coherence
Cache coherenceCache coherence
Cache coherence
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O Devices
 
Instruction Level Parallelism and Superscalar Processors
Instruction Level Parallelism and Superscalar ProcessorsInstruction Level Parallelism and Superscalar Processors
Instruction Level Parallelism and Superscalar Processors
 
SHLD and LHLD instruction
SHLD and LHLD instructionSHLD and LHLD instruction
SHLD and LHLD instruction
 
Set associative mapping
Set associative mappingSet associative mapping
Set associative mapping
 
The sunsparc architecture
The sunsparc architectureThe sunsparc architecture
The sunsparc architecture
 
Addresing modes
Addresing modesAddresing modes
Addresing modes
 
Registers
RegistersRegisters
Registers
 
TCP protocol flow control
TCP protocol flow control TCP protocol flow control
TCP protocol flow control
 
Data Hazard and Solution for Data Hazard
Data Hazard and Solution for Data HazardData Hazard and Solution for Data Hazard
Data Hazard and Solution for Data Hazard
 
8257 DMA Controller
8257 DMA Controller8257 DMA Controller
8257 DMA Controller
 

Similar a ADDRESSING MODES

Describe the three main addressing modes of the PIC16 architecture di.pdf
Describe the three main addressing modes of the PIC16 architecture di.pdfDescribe the three main addressing modes of the PIC16 architecture di.pdf
Describe the three main addressing modes of the PIC16 architecture di.pdf
SALES97
 

Similar a ADDRESSING MODES (20)

ADDRESSING MODES.pptx
ADDRESSING MODES.pptxADDRESSING MODES.pptx
ADDRESSING MODES.pptx
 
PPT on Addressing Modes.ppt.pptx
PPT on Addressing Modes.ppt.pptxPPT on Addressing Modes.ppt.pptx
PPT on Addressing Modes.ppt.pptx
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
ADDRESSING MODES.pptx
ADDRESSING MODES.pptxADDRESSING MODES.pptx
ADDRESSING MODES.pptx
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Compreport
CompreportCompreport
Compreport
 
Unit II arm 7 Instruction Set
Unit II arm 7 Instruction SetUnit II arm 7 Instruction Set
Unit II arm 7 Instruction Set
 
Addressing Modes.pptx
Addressing Modes.pptxAddressing Modes.pptx
Addressing Modes.pptx
 
Instruction-Sets-2.pptx
Instruction-Sets-2.pptxInstruction-Sets-2.pptx
Instruction-Sets-2.pptx
 
Addressing modes ppt
Addressing modes pptAddressing modes ppt
Addressing modes ppt
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing Modes
 
Describe the three main addressing modes of the PIC16 architecture di.pdf
Describe the three main addressing modes of the PIC16 architecture di.pdfDescribe the three main addressing modes of the PIC16 architecture di.pdf
Describe the three main addressing modes of the PIC16 architecture di.pdf
 
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNBASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN
 
instruction sets (1).pptx
instruction sets (1).pptxinstruction sets (1).pptx
instruction sets (1).pptx
 
Addressing mode
Addressing modeAddressing mode
Addressing mode
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Instruction Codes.pptx
Instruction Codes.pptxInstruction Codes.pptx
Instruction Codes.pptx
 
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
 
instruction format.pptx
instruction format.pptxinstruction format.pptx
instruction format.pptx
 
ADDRESSING MODE
ADDRESSING MODEADDRESSING MODE
ADDRESSING MODE
 

Último

Bacterial Identification and Classifications
Bacterial Identification and ClassificationsBacterial Identification and Classifications
Bacterial Identification and Classifications
Areesha Ahmad
 
Asymmetry in the atmosphere of the ultra-hot Jupiter WASP-76 b
Asymmetry in the atmosphere of the ultra-hot Jupiter WASP-76 bAsymmetry in the atmosphere of the ultra-hot Jupiter WASP-76 b
Asymmetry in the atmosphere of the ultra-hot Jupiter WASP-76 b
Sérgio Sacani
 
Conjugation, transduction and transformation
Conjugation, transduction and transformationConjugation, transduction and transformation
Conjugation, transduction and transformation
Areesha Ahmad
 
Biogenic Sulfur Gases as Biosignatures on Temperate Sub-Neptune Waterworlds
Biogenic Sulfur Gases as Biosignatures on Temperate Sub-Neptune WaterworldsBiogenic Sulfur Gases as Biosignatures on Temperate Sub-Neptune Waterworlds
Biogenic Sulfur Gases as Biosignatures on Temperate Sub-Neptune Waterworlds
Sérgio Sacani
 

Último (20)

Clean In Place(CIP).pptx .
Clean In Place(CIP).pptx                 .Clean In Place(CIP).pptx                 .
Clean In Place(CIP).pptx .
 
Bacterial Identification and Classifications
Bacterial Identification and ClassificationsBacterial Identification and Classifications
Bacterial Identification and Classifications
 
TEST BANK For Radiologic Science for Technologists, 12th Edition by Stewart C...
TEST BANK For Radiologic Science for Technologists, 12th Edition by Stewart C...TEST BANK For Radiologic Science for Technologists, 12th Edition by Stewart C...
TEST BANK For Radiologic Science for Technologists, 12th Edition by Stewart C...
 
GBSN - Microbiology (Unit 3)
GBSN - Microbiology (Unit 3)GBSN - Microbiology (Unit 3)
GBSN - Microbiology (Unit 3)
 
Proteomics: types, protein profiling steps etc.
Proteomics: types, protein profiling steps etc.Proteomics: types, protein profiling steps etc.
Proteomics: types, protein profiling steps etc.
 
Vip profile Call Girls In Lonavala 9748763073 For Genuine Sex Service At Just...
Vip profile Call Girls In Lonavala 9748763073 For Genuine Sex Service At Just...Vip profile Call Girls In Lonavala 9748763073 For Genuine Sex Service At Just...
Vip profile Call Girls In Lonavala 9748763073 For Genuine Sex Service At Just...
 
Forensic Biology & Its biological significance.pdf
Forensic Biology & Its biological significance.pdfForensic Biology & Its biological significance.pdf
Forensic Biology & Its biological significance.pdf
 
GBSN - Microbiology (Unit 2)
GBSN - Microbiology (Unit 2)GBSN - Microbiology (Unit 2)
GBSN - Microbiology (Unit 2)
 
Asymmetry in the atmosphere of the ultra-hot Jupiter WASP-76 b
Asymmetry in the atmosphere of the ultra-hot Jupiter WASP-76 bAsymmetry in the atmosphere of the ultra-hot Jupiter WASP-76 b
Asymmetry in the atmosphere of the ultra-hot Jupiter WASP-76 b
 
9999266834 Call Girls In Noida Sector 22 (Delhi) Call Girl Service
9999266834 Call Girls In Noida Sector 22 (Delhi) Call Girl Service9999266834 Call Girls In Noida Sector 22 (Delhi) Call Girl Service
9999266834 Call Girls In Noida Sector 22 (Delhi) Call Girl Service
 
module for grade 9 for distance learning
module for grade 9 for distance learningmodule for grade 9 for distance learning
module for grade 9 for distance learning
 
High Class Escorts in Hyderabad ₹7.5k Pick Up & Drop With Cash Payment 969456...
High Class Escorts in Hyderabad ₹7.5k Pick Up & Drop With Cash Payment 969456...High Class Escorts in Hyderabad ₹7.5k Pick Up & Drop With Cash Payment 969456...
High Class Escorts in Hyderabad ₹7.5k Pick Up & Drop With Cash Payment 969456...
 
Conjugation, transduction and transformation
Conjugation, transduction and transformationConjugation, transduction and transformation
Conjugation, transduction and transformation
 
Feature-aligned N-BEATS with Sinkhorn divergence (ICLR '24)
Feature-aligned N-BEATS with Sinkhorn divergence (ICLR '24)Feature-aligned N-BEATS with Sinkhorn divergence (ICLR '24)
Feature-aligned N-BEATS with Sinkhorn divergence (ICLR '24)
 
Biogenic Sulfur Gases as Biosignatures on Temperate Sub-Neptune Waterworlds
Biogenic Sulfur Gases as Biosignatures on Temperate Sub-Neptune WaterworldsBiogenic Sulfur Gases as Biosignatures on Temperate Sub-Neptune Waterworlds
Biogenic Sulfur Gases as Biosignatures on Temperate Sub-Neptune Waterworlds
 
Nightside clouds and disequilibrium chemistry on the hot Jupiter WASP-43b
Nightside clouds and disequilibrium chemistry on the hot Jupiter WASP-43bNightside clouds and disequilibrium chemistry on the hot Jupiter WASP-43b
Nightside clouds and disequilibrium chemistry on the hot Jupiter WASP-43b
 
FAIRSpectra - Enabling the FAIRification of Spectroscopy and Spectrometry
FAIRSpectra - Enabling the FAIRification of Spectroscopy and SpectrometryFAIRSpectra - Enabling the FAIRification of Spectroscopy and Spectrometry
FAIRSpectra - Enabling the FAIRification of Spectroscopy and Spectrometry
 
Hire 💕 9907093804 Hooghly Call Girls Service Call Girls Agency
Hire 💕 9907093804 Hooghly Call Girls Service Call Girls AgencyHire 💕 9907093804 Hooghly Call Girls Service Call Girls Agency
Hire 💕 9907093804 Hooghly Call Girls Service Call Girls Agency
 
Connaught Place, Delhi Call girls :8448380779 Model Escorts | 100% verified
Connaught Place, Delhi Call girls :8448380779 Model Escorts | 100% verifiedConnaught Place, Delhi Call girls :8448380779 Model Escorts | 100% verified
Connaught Place, Delhi Call girls :8448380779 Model Escorts | 100% verified
 
GBSN - Biochemistry (Unit 1)
GBSN - Biochemistry (Unit 1)GBSN - Biochemistry (Unit 1)
GBSN - Biochemistry (Unit 1)
 

ADDRESSING MODES

  • 3. Addressing mode: The different ways in which the location of an operand is specified in an instruction are addressing modes.
  • 4. Instruction Cycle & PC :  The control unit of a computer is designed to go through an instruction cycle that is divided into three major phases: -Fetch the instruction. -Decode the instruction. -Execute the instruction.  PC (program counter) is a register that keeps track of the instructions in the program stored in the memory. PC holds the address of the instruction to be executed next and is incremented each time an instruction is fetched from memory.
  • 5. Instruction Format: An example of an instruction format • Operation code field defines the operation to be performed. • Mode field is used to locate the operands needed for the operation. • Address field designate a memory address or a register . but there may or may not be an address field in the instruction . If there is an address field it designate a memory address or processor register. opcode Mode Address
  • 6. Modes that need no address field: There are different addressing modes (10) Although most addressing modes modify the address field of the instruction, there are two modes that need no address field at all. These are  Implied mode  Immediate mode
  • 7. 1-Implied mode: In this mode the operands are specified implicitly in the definition of the instruction. for example: zero address instruction in stack organized CPU the operation type instruction do not need an address field. The instruction ADD in a stack computer consists of an operation code only with no address field .There is no need to specify operands with an address field since all operands are implied to be in the stack.
  • 8. 2-Immediate Addressing Mode: In this mode the operand itself specified in the instruction . In other words An immediate mode instruction has an operand rather than an address field . The operand field contain the actual operand to be used. for example: MOV R # 20 This instruction is used to initialize a register to a constant.
  • 9. When the address field specify a processor register the instruction is said to be in the register mode. In the register mode the operands are in registers that resides inside the CPU. for example: MOV R1 , R2 R2 opcode Register name operand
  • 10. 4-Register Indirect Mode: In this mode the instruction specifies register in the CPU whose content give the address of the operand in the memory. OR The selected register contain the address of the register rather than operand itself . for example: MOV A , (R) ( this notation identify R do not contain the operand it contain the R address of operand ) memory • Used in pointers. opcode Reg name Memory address operand
  • 11. 5-Autoincrement/Autodecrement Mode: In this mode E.A of the operand is the content of register specified in instruction , after / before accessing the operand the content of the register are automatically incremented/decremented to the step size d.  This mode is similar to the register indirect mode except that the register is incre /decr after it’s value is used.  For example: ADD R1,(R2)+ memory E.A=[R] 1000 E.A=[R]+d R 1001 E.A=[R]+2d 1002 • This mode is used in loop counter. 1003 opcode R E.A(1003) operand
  • 12. 6-Direct Addressing Mode: In this mode E.A / address of operand directly given I n instruction. In this mode the effective address is equal to the address part of the instruction the operand resides in memory and its address is given directly by the address field of the instruction. for example: ADD R , 2000 E.A r r+[2000] opcode E.A Operand value
  • 13. 7-Indirect Addressing Mode: In this mode address field of an instruction give the address where the E.A is stored in memory . Control fetch the instruction from memory and uses its address part to access memory again to read the E.A. Example: memory memory opcode Memory address E.A operand
  • 14. A few addressing modes require that the address field of the instruction be added to the content of a specific register in the CPU the effective address in these modes is obtained from the following computation: E.A = address part of the instruction + content of CPU register The CPU register used in the computation may be the PC(program counter),Index register , Base register.
  • 15. In either case we have different addressing modes. These modes are: 1-Relative Address Mode 2-Indexed Addressing Mode 3-Base Register Addressing Mode
  • 16. 8-Relative Address mode (relative to PC): In this mode the content of the PC is added to the address part of instruction in order to obtain the effective address. PC + E.A = A + B Instruction PC E.A=2000+1002 E.A= 3002 opcode address(A) B opcode 2000 1002
  • 17. 9-Index Addressing Mode: In this mode the content of an index register is added to the address part of the instruction to obtain the effective address. • Base Register : It is a special CPU register that contains an index value. • Address field of the instruction defines the beginning address of data are in memory. • Each operand in array is stored in memory relative to the beginning address. • The distance b/w the beginning address and the address of the operand is the index value stored in the register .
  • 18. Example: Instruction IR 1000 1000 1001 1002 1003 1004 [A] 0 1 2 3 4 E.A=1000+3 This type of address mode used to access array element. opcode Memory add /base address 3 operand
  • 19. 10-Base Register Addressing Mode: In this mode the content of a base register is added to the address part of the instruction to obtain the effective address. • This mode is similar to index addressing Mode except that the register is now called a base register instead of an index register. • The diff b/w these modes is in the way they are used rather than in the way they are computed. • An index register is assumed to hold an index number that is relative to the address part. • A base register is assumed to hold a base address and the address field of the instruction give a displacement relative to this base address.
  • 21. Why Addressing Modes are used: Computer use addressing mode techniques for the purpose of giving programming versatility to the user by providing such facilities: 1-as pointer to memory. 2-as counters for loop controls. 3-indexing of data. 4-Program relocation. 5-to reduce the number of bits in the addressing field of the instruction.