SlideShare una empresa de Scribd logo
1 de 3
Descargar para leer sin conexión
Saida Dharavath
Cell: +91-8550870721or +91-9014615316
Email:sdharavath05@gmail.com
CAREER OBJECTIVE
ÿ To work in an organization where I can utilize my existing skills and knowledge and develop
new skills to contribute in the accomplishment of organizational goals.
PERSONALITY TRAITS
ÿ Good interpersonal skills, commitment, result-oriented, zeal to learn new technologies and
undertake challenging tasks.
ÿ Excellent team player and possess leadership ability.
ÿ Easy to be settled in each environment.
SUMMARY OF QUALIFICATIONS
ÿ Working as project intern in maven silicon Pvt ltd for past 8 months.
ÿ Good understanding of the ASIC and FPGA design flow.
ÿ Writing RTL models in Verilog HDL and Test benches in System Verilog and UVM.
ÿ Industry standard EDA tools for the front-end design and verification
VLSI DOMAIN SKILLS
¸ HDL : Verilog.
¸ HVL : System Verilog.
¸ Verification Methodologies : Coverage Driven Verification,
Assertion Based Verification – SVA.
¸ TB Methodology : Universal Verification Methodology (UVM).
¸ EDA Tool : Rivera pro and ISE (Xilinx).
¸ Domain : ASIC/FPGA front-end Design and Verification.
¸ Knowledge : RTL Coding, FSM based design, Simulation,
Code Coverage, Functional Coverage, Synthesis,
Static Timing Analysis (CMOS), ABV- SVA.
TECHNICAL SKILLS
¸ Technologies Use: C, Java, Verilog, System Verilog, Perl Scripts.
¸ Methodologies: UVM.
¸ Tools: Xilinx ISE, Questasim, Rivera Pro.
¸ Operating Systems: Windows XP, Linux.
PROFESSIONAL QUALIFICATION
¸ Maven Silicon Certified Advanced VLSI Design and Verification course
From Maven Silicon VLSI Design and Training Center, Bangalore.
PROJECT SUMMARY
Project 1 1X3 Router Design
Team size 1
Technologies Used Verilog
Tools used Xilinx ISE
PROJECT OVERVIEW
¸ This project demonstrates the phenomena of packet switching performed by router from source
network to the one of the three destination networks.
KEY RESPONSIBILITIES HANDLED
¸ Understanding the routing protocol of the prototype.
¸ Designing the RTL of the prototype.
¸ Verifying the design using TB and fixing the design bugs.
Project 2 Design of AHB to APB AMBA BUS BRIDGE
Team size 1
Technologies Used Verilog
Tools used Xilinx ISE
PROJECT OVERVIEW
¸ This is the prototype which acts as the mediator between high frequency AHB and low
frequency APB Bus.
KEY RESPONSIBILITIES HANDLED
¸ Designing the RTL of the prototype.
¸ Verifying the design using TB and identifying drawbacks.
Project 3 SPI Master Core Verification
Team size 1
Technologies Used UVM
Tools used Rivera Pro
PROJECT OVERVIEW
¸ The purpose of this prototype is to handle the communication between parallel host and serial
slaves.
KEY RESPONSIBILITIES HANDLED
¸ Understanding the IP protocol.
¸ Designing The TB architecture.
¸ Implementing TB environment and detecting bugs.
¸ Coverage.
Project 4 Advanced Extensible Interface (AXI)
Team size 1
Technologies Used UVM
Tools used Rivera Pro
PROJECT OVERVIEW
¸ The purpose of this prototype is to handle the communication between Write side channels,
Read side channels as well as write Response Channel also. This Protocol also supports for
issuing Multiple out Standing addresses and Support for out-of-order transaction completion.
KEY RESPONSIBILITIES HANDLED
¸ Understanding the IP protocol.
¸ Designing The TB architecture.
¸ Implementing TB environment and detecting bugs.
¸ Coverage.
ACADEMIC CREDENTIALS
ÿ B.Tech@Anurag Engineering college Completed in the Year 2015 with 65%
ÿ Diploma @Sana Polytechnic College Completed in the Year 2011 with 70.96%
ÿ SSC @Chaitanya Patashala (T.M&E.M) School Completed in the Year 2008 with 67.5%
EXTRA CURRICULAR ACTIVITIES
ÿ Participated in the state level volleyball competition.
ÿ Participated in district level essay competition.
ÿ Participated in BSNL Workshop Undergone training on “Over view on latest
Telecom Technology”.
CURRENT EXPERIENCE
ÿ 8 Months.
ÿ Trained at Maven Silicon VLSI Training Center (Bangalore).
PERSONAL DETAILS
ÿ Date of Birth : 07-03-1993.
ÿ Gender : Male.
ÿ Languages Known : English, Hindi and Telugu.
ÿ Current Location : Bangalore.
ÿ Permanent Address : Telangana (state), Nalgonda (Dist.), Kodad.
ÿ Interest : Playing volleyball & cricket.
ABOUT ME
ÿ I am punctual, hardworking, self-motivated individual with a Quick learning ability having team
work skills and love to interact with people.
Date: Sincerely,
Place: Saida Dharavath

Más contenido relacionado

La actualidad más candente

La actualidad más candente (20)

MingLiuResume2016
MingLiuResume2016MingLiuResume2016
MingLiuResume2016
 
Deviprasad_Profile
Deviprasad_ProfileDeviprasad_Profile
Deviprasad_Profile
 
Agile code quality metrics
Agile code quality metricsAgile code quality metrics
Agile code quality metrics
 
Satyakaranteja_Resume
Satyakaranteja_ResumeSatyakaranteja_Resume
Satyakaranteja_Resume
 
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)
 
GarimaArora_Resume
GarimaArora_ResumeGarimaArora_Resume
GarimaArora_Resume
 
Resume_RishabhBansal
Resume_RishabhBansalResume_RishabhBansal
Resume_RishabhBansal
 
Resume_Anurag_Design_Verification_2+_yrs
Resume_Anurag_Design_Verification_2+_yrsResume_Anurag_Design_Verification_2+_yrs
Resume_Anurag_Design_Verification_2+_yrs
 
SanjeevChauhan
SanjeevChauhanSanjeevChauhan
SanjeevChauhan
 
Mayur Resume
Mayur ResumeMayur Resume
Mayur Resume
 
Praveen_resume
Praveen_resumePraveen_resume
Praveen_resume
 
Final year project center coimbatore
Final year project center coimbatoreFinal year project center coimbatore
Final year project center coimbatore
 
Resume
ResumeResume
Resume
 
Basavanthrao_resume_vlsi
Basavanthrao_resume_vlsiBasavanthrao_resume_vlsi
Basavanthrao_resume_vlsi
 
jayakanth_resume
jayakanth_resumejayakanth_resume
jayakanth_resume
 
Understanding, measuring and improving code quality in JavaScript
Understanding, measuring and improving code quality in JavaScriptUnderstanding, measuring and improving code quality in JavaScript
Understanding, measuring and improving code quality in JavaScript
 
Ramesh gupta cv
Ramesh gupta cvRamesh gupta cv
Ramesh gupta cv
 
Venkatesh_Resume
Venkatesh_ResumeVenkatesh_Resume
Venkatesh_Resume
 
Sudhir_Kr_Resume
Sudhir_Kr_ResumeSudhir_Kr_Resume
Sudhir_Kr_Resume
 
Santhosh_Sc
Santhosh_ScSanthosh_Sc
Santhosh_Sc
 

Destacado (12)

Fire Collection Flyer
Fire Collection FlyerFire Collection Flyer
Fire Collection Flyer
 
Казка "Хто в математиці найважливіший"
Казка "Хто в математиці найважливіший"Казка "Хто в математиці найважливіший"
Казка "Хто в математиці найважливіший"
 
修身养性小智识
修身养性小智识修身养性小智识
修身养性小智识
 
BEC
BECBEC
BEC
 
Manual del Bien
Manual del BienManual del Bien
Manual del Bien
 
Yesenia miranda
Yesenia mirandaYesenia miranda
Yesenia miranda
 
O Diário de Lia
O Diário de Lia O Diário de Lia
O Diário de Lia
 
coupling (1)
coupling (1)coupling (1)
coupling (1)
 
類風濕性關節炎之關節外的秘密
類風濕性關節炎之關節外的秘密類風濕性關節炎之關節外的秘密
類風濕性關節炎之關節外的秘密
 
痛風
痛風痛風
痛風
 
Urban design
Urban designUrban design
Urban design
 
Evaluation question 1
Evaluation question 1Evaluation question 1
Evaluation question 1
 

Similar a saida dharavath(vlsi)

Similar a saida dharavath(vlsi) (20)

resume
resumeresume
resume
 
Neeraj_Kumar
Neeraj_KumarNeeraj_Kumar
Neeraj_Kumar
 
Apoorva tripathi vlsi_graduate
Apoorva tripathi vlsi_graduate Apoorva tripathi vlsi_graduate
Apoorva tripathi vlsi_graduate
 
Amardeep qa test_automation_cv
Amardeep qa test_automation_cvAmardeep qa test_automation_cv
Amardeep qa test_automation_cv
 
Amardeep qa test_automation_cv
Amardeep qa test_automation_cvAmardeep qa test_automation_cv
Amardeep qa test_automation_cv
 
Gandhi
GandhiGandhi
Gandhi
 
Priyaranjan Mohapatra_Senior Software_QA
Priyaranjan Mohapatra_Senior Software_QAPriyaranjan Mohapatra_Senior Software_QA
Priyaranjan Mohapatra_Senior Software_QA
 
Ankur_Sharma Resume
Ankur_Sharma Resume Ankur_Sharma Resume
Ankur_Sharma Resume
 
AmulyaYeduguri
AmulyaYeduguriAmulyaYeduguri
AmulyaYeduguri
 
Shridhar_Bhat 3.8Years PLSQL
Shridhar_Bhat 3.8Years PLSQLShridhar_Bhat 3.8Years PLSQL
Shridhar_Bhat 3.8Years PLSQL
 
Ramakrishnan M - Automation Tester
Ramakrishnan M - Automation TesterRamakrishnan M - Automation Tester
Ramakrishnan M - Automation Tester
 
Resume
Resume Resume
Resume
 
Lokesh_Resume_2016
Lokesh_Resume_2016Lokesh_Resume_2016
Lokesh_Resume_2016
 
Lokesh_Resume_2016
Lokesh_Resume_2016Lokesh_Resume_2016
Lokesh_Resume_2016
 
krishna@GRAPH
krishna@GRAPHkrishna@GRAPH
krishna@GRAPH
 
RESUME
RESUMERESUME
RESUME
 
JOSHUA DANIEL RAJ - SV resume
JOSHUA DANIEL RAJ - SV resumeJOSHUA DANIEL RAJ - SV resume
JOSHUA DANIEL RAJ - SV resume
 
My CV
My CVMy CV
My CV
 
Ravinder_Pal_Singh_Resume_Latest
Ravinder_Pal_Singh_Resume_LatestRavinder_Pal_Singh_Resume_Latest
Ravinder_Pal_Singh_Resume_Latest
 
NILESH NADKARNI-resume
NILESH NADKARNI-resumeNILESH NADKARNI-resume
NILESH NADKARNI-resume
 

saida dharavath(vlsi)

  • 1. Saida Dharavath Cell: +91-8550870721or +91-9014615316 Email:sdharavath05@gmail.com CAREER OBJECTIVE ÿ To work in an organization where I can utilize my existing skills and knowledge and develop new skills to contribute in the accomplishment of organizational goals. PERSONALITY TRAITS ÿ Good interpersonal skills, commitment, result-oriented, zeal to learn new technologies and undertake challenging tasks. ÿ Excellent team player and possess leadership ability. ÿ Easy to be settled in each environment. SUMMARY OF QUALIFICATIONS ÿ Working as project intern in maven silicon Pvt ltd for past 8 months. ÿ Good understanding of the ASIC and FPGA design flow. ÿ Writing RTL models in Verilog HDL and Test benches in System Verilog and UVM. ÿ Industry standard EDA tools for the front-end design and verification VLSI DOMAIN SKILLS ¸ HDL : Verilog. ¸ HVL : System Verilog. ¸ Verification Methodologies : Coverage Driven Verification, Assertion Based Verification – SVA. ¸ TB Methodology : Universal Verification Methodology (UVM). ¸ EDA Tool : Rivera pro and ISE (Xilinx). ¸ Domain : ASIC/FPGA front-end Design and Verification. ¸ Knowledge : RTL Coding, FSM based design, Simulation, Code Coverage, Functional Coverage, Synthesis, Static Timing Analysis (CMOS), ABV- SVA. TECHNICAL SKILLS ¸ Technologies Use: C, Java, Verilog, System Verilog, Perl Scripts. ¸ Methodologies: UVM. ¸ Tools: Xilinx ISE, Questasim, Rivera Pro. ¸ Operating Systems: Windows XP, Linux. PROFESSIONAL QUALIFICATION ¸ Maven Silicon Certified Advanced VLSI Design and Verification course From Maven Silicon VLSI Design and Training Center, Bangalore.
  • 2. PROJECT SUMMARY Project 1 1X3 Router Design Team size 1 Technologies Used Verilog Tools used Xilinx ISE PROJECT OVERVIEW ¸ This project demonstrates the phenomena of packet switching performed by router from source network to the one of the three destination networks. KEY RESPONSIBILITIES HANDLED ¸ Understanding the routing protocol of the prototype. ¸ Designing the RTL of the prototype. ¸ Verifying the design using TB and fixing the design bugs. Project 2 Design of AHB to APB AMBA BUS BRIDGE Team size 1 Technologies Used Verilog Tools used Xilinx ISE PROJECT OVERVIEW ¸ This is the prototype which acts as the mediator between high frequency AHB and low frequency APB Bus. KEY RESPONSIBILITIES HANDLED ¸ Designing the RTL of the prototype. ¸ Verifying the design using TB and identifying drawbacks. Project 3 SPI Master Core Verification Team size 1 Technologies Used UVM Tools used Rivera Pro PROJECT OVERVIEW ¸ The purpose of this prototype is to handle the communication between parallel host and serial slaves. KEY RESPONSIBILITIES HANDLED ¸ Understanding the IP protocol. ¸ Designing The TB architecture. ¸ Implementing TB environment and detecting bugs. ¸ Coverage.
  • 3. Project 4 Advanced Extensible Interface (AXI) Team size 1 Technologies Used UVM Tools used Rivera Pro PROJECT OVERVIEW ¸ The purpose of this prototype is to handle the communication between Write side channels, Read side channels as well as write Response Channel also. This Protocol also supports for issuing Multiple out Standing addresses and Support for out-of-order transaction completion. KEY RESPONSIBILITIES HANDLED ¸ Understanding the IP protocol. ¸ Designing The TB architecture. ¸ Implementing TB environment and detecting bugs. ¸ Coverage. ACADEMIC CREDENTIALS ÿ B.Tech@Anurag Engineering college Completed in the Year 2015 with 65% ÿ Diploma @Sana Polytechnic College Completed in the Year 2011 with 70.96% ÿ SSC @Chaitanya Patashala (T.M&E.M) School Completed in the Year 2008 with 67.5% EXTRA CURRICULAR ACTIVITIES ÿ Participated in the state level volleyball competition. ÿ Participated in district level essay competition. ÿ Participated in BSNL Workshop Undergone training on “Over view on latest Telecom Technology”. CURRENT EXPERIENCE ÿ 8 Months. ÿ Trained at Maven Silicon VLSI Training Center (Bangalore). PERSONAL DETAILS ÿ Date of Birth : 07-03-1993. ÿ Gender : Male. ÿ Languages Known : English, Hindi and Telugu. ÿ Current Location : Bangalore. ÿ Permanent Address : Telangana (state), Nalgonda (Dist.), Kodad. ÿ Interest : Playing volleyball & cricket. ABOUT ME ÿ I am punctual, hardworking, self-motivated individual with a Quick learning ability having team work skills and love to interact with people. Date: Sincerely, Place: Saida Dharavath