SlideShare una empresa de Scribd logo
1 de 11
CYBER-205 
- Peddinti Vamsi
HISTORY BEHIND CYBER-205 
It took 20 years of evolution in scientific 
computing by the CDC (control data 
corporation) to came into existence. 
Previous versions from CDC are 6600/7600 , 
STAR-100 and CYBER-203 etc. 
CYBER – 205 became available in 1981.
ADVANTAGES CYBER-203 
CYBER-203 used semiconductor memory 
Concurrent scalar processing 
Faster memory interface which permits 
instructions to be issued for every 20ns.
ENHANCEMENTS IN CYBER-205 OVER CYBER- 
203 
Usage of entire LSI circuitry with large bipolar 
memory. 
Additional vector instructions. 
Support by NOS based OS.
WHAT ARE LSI AND NOS 
LSI means Large scale integrated 
circuits 
NOS means network operating system 
which is used for communication 
between the hardware, systems etc.
FEATURES OF CYBER-205 
Basic pipeline clock period is 20ns. 
Each memory cycle takes 80ns. 
Only 26 LSI chip types are used which increases 
the system reliability and maintainability. 
Bipolar main memory which access 4 million 64-bit 
words within 80ns clock cycle time. 
Memory access patterns includes 512 bit super 
words (8 64-bit words) for vector operands and full 
words and half words(32-bit) for scalar operands.
CYBER-205 BASIC BLOCK DIAGRAM
WHAT HAPPENS INSIDE THE CYBER-205 
Scalar processor executes all instructions which are not 
related to vector mode. 
Stream unit coordinates the instruction processing 
between scalar and vector processors. 
A load/storage unit controls the data between register 
file and storage. 
Vector processor can have 4 vector arithmetic pipes 
and a string unit. 
These 4 pipes are used to do vector add/sub, 
mul/divide, sqrt, logical shift operations. 
Similar way the Scalar processor also can have 5 pipes 
for add/sub, mul,log,shift divide, sqrt over 32/64bit 
scalars.
FEW MORE INFORMATION 
CYBER-205 can have more startup time than 
CRA-1. 
Control vectors are used to address data in 
nonconsecutive locations. 
Each pipe in the processors can have 2 input 
streams and 1 output stream. 
Peak speed of scalar processor is 50 
megaflops . 
Vector pipes can produce a maximum rate 
of 200 megaflops for 64-bit words and 400 
megaflops for 32-bit words
THANK YOU

Más contenido relacionado

Destacado

Cyber Security Architecture - A Systems Approach December 05 2012
Cyber Security Architecture - A Systems Approach December 05 2012Cyber Security Architecture - A Systems Approach December 05 2012
Cyber Security Architecture - A Systems Approach December 05 2012
Joseph Hennawy
 
Clasificacion de las Computadoras
Clasificacion de las ComputadorasClasificacion de las Computadoras
Clasificacion de las Computadoras
mmiutirla
 
Internet cafe business plan 1
Internet cafe business plan 1Internet cafe business plan 1
Internet cafe business plan 1
Rajesh Patel
 

Destacado (9)

ARCH205 Presentation [1]
ARCH205 Presentation [1]ARCH205 Presentation [1]
ARCH205 Presentation [1]
 
Cyber Security Architecture - A Systems Approach December 05 2012
Cyber Security Architecture - A Systems Approach December 05 2012Cyber Security Architecture - A Systems Approach December 05 2012
Cyber Security Architecture - A Systems Approach December 05 2012
 
A Software Engineering Project on Cyber cafe management
A Software Engineering Project on Cyber cafe managementA Software Engineering Project on Cyber cafe management
A Software Engineering Project on Cyber cafe management
 
Clasificacion de las Computadoras
Clasificacion de las ComputadorasClasificacion de las Computadoras
Clasificacion de las Computadoras
 
Clasificación de las computadoras
Clasificación de las computadorasClasificación de las computadoras
Clasificación de las computadoras
 
Clasificacion de las computadoras capacidad y tipo
Clasificacion de las computadoras capacidad y tipoClasificacion de las computadoras capacidad y tipo
Clasificacion de las computadoras capacidad y tipo
 
VLIW Processors
VLIW ProcessorsVLIW Processors
VLIW Processors
 
My Internet Cafe
My Internet CafeMy Internet Cafe
My Internet Cafe
 
Internet cafe business plan 1
Internet cafe business plan 1Internet cafe business plan 1
Internet cafe business plan 1
 

Similar a Cyber 205 architecture

Cics TS 5.1 user experience
Cics TS 5.1 user experienceCics TS 5.1 user experience
Cics TS 5.1 user experience
Larry Lawler
 
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
Altera Corporation
 
02 the cpu
02 the cpu02 the cpu
02 the cpu
Jim Finn
 
Computer Architecture Vector Computer
Computer Architecture Vector ComputerComputer Architecture Vector Computer
Computer Architecture Vector Computer
Haris456
 

Similar a Cyber 205 architecture (20)

Histry n intro
Histry n introHistry n intro
Histry n intro
 
Lesson 3 Microprocessors (Lecture 2).ppt
Lesson 3 Microprocessors (Lecture 2).pptLesson 3 Microprocessors (Lecture 2).ppt
Lesson 3 Microprocessors (Lecture 2).ppt
 
Mips 64
Mips 64Mips 64
Mips 64
 
Cics TS 5.1 user experience
Cics TS 5.1 user experienceCics TS 5.1 user experience
Cics TS 5.1 user experience
 
Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
 
Software defined networking: Primer
Software defined networking: PrimerSoftware defined networking: Primer
Software defined networking: Primer
 
Risc vs cisc
Risc vs ciscRisc vs cisc
Risc vs cisc
 
Cloud2Ground xtream hyper converged cloud platform
Cloud2Ground xtream hyper converged cloud platformCloud2Ground xtream hyper converged cloud platform
Cloud2Ground xtream hyper converged cloud platform
 
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
 
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT IV Designing Embedded System with 8051...
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT IV  Designing Embedded System with 8051...SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT IV  Designing Embedded System with 8051...
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT IV Designing Embedded System with 8051...
 
Project report
Project reportProject report
Project report
 
Advanced High-Performance Computing Features of the OpenPOWER ISA
 Advanced High-Performance Computing Features of the OpenPOWER ISA Advanced High-Performance Computing Features of the OpenPOWER ISA
Advanced High-Performance Computing Features of the OpenPOWER ISA
 
VJITSk 6713 user manual
VJITSk 6713 user manualVJITSk 6713 user manual
VJITSk 6713 user manual
 
Phytium 64 core cpu preview
Phytium 64 core cpu previewPhytium 64 core cpu preview
Phytium 64 core cpu preview
 
Hhm 3470 mq v8 and more recent new things for z os
Hhm 3470 mq v8 and more recent new things for z osHhm 3470 mq v8 and more recent new things for z os
Hhm 3470 mq v8 and more recent new things for z os
 
02 the cpu
02 the cpu02 the cpu
02 the cpu
 
Types Of Buses
Types Of BusesTypes Of Buses
Types Of Buses
 
Java on arm theory, applications, and workloads [dev5048]
Java on arm  theory, applications, and workloads [dev5048]Java on arm  theory, applications, and workloads [dev5048]
Java on arm theory, applications, and workloads [dev5048]
 
Intel’S Larrabee
Intel’S LarrabeeIntel’S Larrabee
Intel’S Larrabee
 
Computer Architecture Vector Computer
Computer Architecture Vector ComputerComputer Architecture Vector Computer
Computer Architecture Vector Computer
 

Último

1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
AldoGarca30
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
Kamal Acharya
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
MayuraD1
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Kandungan 087776558899
 

Último (20)

1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
Computer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to ComputersComputer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to Computers
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdf
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leap
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS Lambda
 
Engineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planesEngineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planes
 
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptxHOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
GEAR TRAIN- BASIC CONCEPTS AND WORKING PRINCIPLE
GEAR TRAIN- BASIC CONCEPTS AND WORKING PRINCIPLEGEAR TRAIN- BASIC CONCEPTS AND WORKING PRINCIPLE
GEAR TRAIN- BASIC CONCEPTS AND WORKING PRINCIPLE
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdf
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 

Cyber 205 architecture

  • 2. HISTORY BEHIND CYBER-205 It took 20 years of evolution in scientific computing by the CDC (control data corporation) to came into existence. Previous versions from CDC are 6600/7600 , STAR-100 and CYBER-203 etc. CYBER – 205 became available in 1981.
  • 3. ADVANTAGES CYBER-203 CYBER-203 used semiconductor memory Concurrent scalar processing Faster memory interface which permits instructions to be issued for every 20ns.
  • 4. ENHANCEMENTS IN CYBER-205 OVER CYBER- 203 Usage of entire LSI circuitry with large bipolar memory. Additional vector instructions. Support by NOS based OS.
  • 5. WHAT ARE LSI AND NOS LSI means Large scale integrated circuits NOS means network operating system which is used for communication between the hardware, systems etc.
  • 6. FEATURES OF CYBER-205 Basic pipeline clock period is 20ns. Each memory cycle takes 80ns. Only 26 LSI chip types are used which increases the system reliability and maintainability. Bipolar main memory which access 4 million 64-bit words within 80ns clock cycle time. Memory access patterns includes 512 bit super words (8 64-bit words) for vector operands and full words and half words(32-bit) for scalar operands.
  • 8. WHAT HAPPENS INSIDE THE CYBER-205 Scalar processor executes all instructions which are not related to vector mode. Stream unit coordinates the instruction processing between scalar and vector processors. A load/storage unit controls the data between register file and storage. Vector processor can have 4 vector arithmetic pipes and a string unit. These 4 pipes are used to do vector add/sub, mul/divide, sqrt, logical shift operations. Similar way the Scalar processor also can have 5 pipes for add/sub, mul,log,shift divide, sqrt over 32/64bit scalars.
  • 9. FEW MORE INFORMATION CYBER-205 can have more startup time than CRA-1. Control vectors are used to address data in nonconsecutive locations. Each pipe in the processors can have 2 input streams and 1 output stream. Peak speed of scalar processor is 50 megaflops . Vector pipes can produce a maximum rate of 200 megaflops for 64-bit words and 400 megaflops for 32-bit words
  • 10.