Enviar búsqueda
Cargar
Design of 64 bit error tolerant adder
•
2 recomendaciones
•
441 vistas
IAEME Publication
Seguir
Denunciar
Compartir
Denunciar
Compartir
1 de 13
Descargar ahora
Descargar para leer sin conexión
Recomendados
Design of 64 bit error tolerant adder
Design of 64 bit error tolerant adder
iaemedu
Simulation and synthesis of error tolerance adder
Simulation and synthesis of error tolerance adder
venkatesh deekonda
Dc motor speed control with the presence of input disturbance using neural ne...
Dc motor speed control with the presence of input disturbance using neural ne...
Mustefa Jibril
Comparisons of fuzzy mras and pid controllers for ems maglev train
Comparisons of fuzzy mras and pid controllers for ems maglev train
Mustefa Jibril
Design & characterization of high speed power efficient cmos comparator
Design & characterization of high speed power efficient cmos comparator
IAEME Publication
Hopfield neural network based selective harmonic elimination for h bridge
Hopfield neural network based selective harmonic elimination for h bridge
IAEME Publication
High Speed 8-bit Counters using State Excitation Logic and their Application ...
High Speed 8-bit Counters using State Excitation Logic and their Application ...
International Journal of Science and Research (IJSR)
IRJET- Fuzzy Logic based Fault Detection in Induction Machines using Cloud
IRJET- Fuzzy Logic based Fault Detection in Induction Machines using Cloud
IRJET Journal
Recomendados
Design of 64 bit error tolerant adder
Design of 64 bit error tolerant adder
iaemedu
Simulation and synthesis of error tolerance adder
Simulation and synthesis of error tolerance adder
venkatesh deekonda
Dc motor speed control with the presence of input disturbance using neural ne...
Dc motor speed control with the presence of input disturbance using neural ne...
Mustefa Jibril
Comparisons of fuzzy mras and pid controllers for ems maglev train
Comparisons of fuzzy mras and pid controllers for ems maglev train
Mustefa Jibril
Design & characterization of high speed power efficient cmos comparator
Design & characterization of high speed power efficient cmos comparator
IAEME Publication
Hopfield neural network based selective harmonic elimination for h bridge
Hopfield neural network based selective harmonic elimination for h bridge
IAEME Publication
High Speed 8-bit Counters using State Excitation Logic and their Application ...
High Speed 8-bit Counters using State Excitation Logic and their Application ...
International Journal of Science and Research (IJSR)
IRJET- Fuzzy Logic based Fault Detection in Induction Machines using Cloud
IRJET- Fuzzy Logic based Fault Detection in Induction Machines using Cloud
IRJET Journal
Modeling & simulation of grid connected photovoltaic system
Modeling & simulation of grid connected photovoltaic system
IAEME Publication
Simulation of photovoltaic system connected with full bridge inverter using m...
Simulation of photovoltaic system connected with full bridge inverter using m...
eSAT Journals
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET Journal
Efficient speed governor for blower motor
Efficient speed governor for blower motor
eSAT Journals
Design and simulation of radio frequency
Design and simulation of radio frequency
eSAT Journals
C211324
C211324
inventionjournals
Design and Implementation of an Electrical Lift Controlled using PLC
Design and Implementation of an Electrical Lift Controlled using PLC
IJECEIAES
Cost and performance optimization of induction motor using genetic
Cost and performance optimization of induction motor using genetic
IAEME Publication
Fuzzy Controller for Speed Control of BLDC motor using MATLAB
Fuzzy Controller for Speed Control of BLDC motor using MATLAB
IRJET Journal
D0262019026
D0262019026
inventionjournals
Design and implementation of antenna control servo system for satellite grou
Design and implementation of antenna control servo system for satellite grou
IAEME Publication
IRJET - Flyback Converter based BLDC Motor Drives for Power Device Applications
IRJET - Flyback Converter based BLDC Motor Drives for Power Device Applications
IRJET Journal
Explicit model predictive control of fast dynamic system
Explicit model predictive control of fast dynamic system
eSAT Publishing House
Ijetae 0312 24
Ijetae 0312 24
Memo Love
Design and implementation of 3 axis linear interpolation controller in fpga f...
Design and implementation of 3 axis linear interpolation controller in fpga f...
IAEME Publication
Dynamic Simulation of Induction Motor Drive using Neuro Controller
Dynamic Simulation of Induction Motor Drive using Neuro Controller
idescitation
A study to explore scope of direct to consumer advertisement dtca
A study to explore scope of direct to consumer advertisement dtca
IAEME Publication
A genetic algorithm approach to the optimization
A genetic algorithm approach to the optimization
IAEME Publication
Job satisfaction in banking a study of private and public sector banks
Job satisfaction in banking a study of private and public sector banks
IAEME Publication
Studies on geometrical featured metallic shell structures for inward inversion
Studies on geometrical featured metallic shell structures for inward inversion
IAEME Publication
Quality factor of seismic coda waves in garhwal himalayas 2
Quality factor of seismic coda waves in garhwal himalayas 2
IAEME Publication
Face recognition across pose with estimation of pose parameters
Face recognition across pose with estimation of pose parameters
IAEME Publication
Más contenido relacionado
La actualidad más candente
Modeling & simulation of grid connected photovoltaic system
Modeling & simulation of grid connected photovoltaic system
IAEME Publication
Simulation of photovoltaic system connected with full bridge inverter using m...
Simulation of photovoltaic system connected with full bridge inverter using m...
eSAT Journals
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET Journal
Efficient speed governor for blower motor
Efficient speed governor for blower motor
eSAT Journals
Design and simulation of radio frequency
Design and simulation of radio frequency
eSAT Journals
C211324
C211324
inventionjournals
Design and Implementation of an Electrical Lift Controlled using PLC
Design and Implementation of an Electrical Lift Controlled using PLC
IJECEIAES
Cost and performance optimization of induction motor using genetic
Cost and performance optimization of induction motor using genetic
IAEME Publication
Fuzzy Controller for Speed Control of BLDC motor using MATLAB
Fuzzy Controller for Speed Control of BLDC motor using MATLAB
IRJET Journal
D0262019026
D0262019026
inventionjournals
Design and implementation of antenna control servo system for satellite grou
Design and implementation of antenna control servo system for satellite grou
IAEME Publication
IRJET - Flyback Converter based BLDC Motor Drives for Power Device Applications
IRJET - Flyback Converter based BLDC Motor Drives for Power Device Applications
IRJET Journal
Explicit model predictive control of fast dynamic system
Explicit model predictive control of fast dynamic system
eSAT Publishing House
Ijetae 0312 24
Ijetae 0312 24
Memo Love
Design and implementation of 3 axis linear interpolation controller in fpga f...
Design and implementation of 3 axis linear interpolation controller in fpga f...
IAEME Publication
Dynamic Simulation of Induction Motor Drive using Neuro Controller
Dynamic Simulation of Induction Motor Drive using Neuro Controller
idescitation
La actualidad más candente
(16)
Modeling & simulation of grid connected photovoltaic system
Modeling & simulation of grid connected photovoltaic system
Simulation of photovoltaic system connected with full bridge inverter using m...
Simulation of photovoltaic system connected with full bridge inverter using m...
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
Efficient speed governor for blower motor
Efficient speed governor for blower motor
Design and simulation of radio frequency
Design and simulation of radio frequency
C211324
C211324
Design and Implementation of an Electrical Lift Controlled using PLC
Design and Implementation of an Electrical Lift Controlled using PLC
Cost and performance optimization of induction motor using genetic
Cost and performance optimization of induction motor using genetic
Fuzzy Controller for Speed Control of BLDC motor using MATLAB
Fuzzy Controller for Speed Control of BLDC motor using MATLAB
D0262019026
D0262019026
Design and implementation of antenna control servo system for satellite grou
Design and implementation of antenna control servo system for satellite grou
IRJET - Flyback Converter based BLDC Motor Drives for Power Device Applications
IRJET - Flyback Converter based BLDC Motor Drives for Power Device Applications
Explicit model predictive control of fast dynamic system
Explicit model predictive control of fast dynamic system
Ijetae 0312 24
Ijetae 0312 24
Design and implementation of 3 axis linear interpolation controller in fpga f...
Design and implementation of 3 axis linear interpolation controller in fpga f...
Dynamic Simulation of Induction Motor Drive using Neuro Controller
Dynamic Simulation of Induction Motor Drive using Neuro Controller
Destacado
A study to explore scope of direct to consumer advertisement dtca
A study to explore scope of direct to consumer advertisement dtca
IAEME Publication
A genetic algorithm approach to the optimization
A genetic algorithm approach to the optimization
IAEME Publication
Job satisfaction in banking a study of private and public sector banks
Job satisfaction in banking a study of private and public sector banks
IAEME Publication
Studies on geometrical featured metallic shell structures for inward inversion
Studies on geometrical featured metallic shell structures for inward inversion
IAEME Publication
Quality factor of seismic coda waves in garhwal himalayas 2
Quality factor of seismic coda waves in garhwal himalayas 2
IAEME Publication
Face recognition across pose with estimation of pose parameters
Face recognition across pose with estimation of pose parameters
IAEME Publication
New innovation of magnetic scales used in digital height masters and digital ...
New innovation of magnetic scales used in digital height masters and digital ...
IAEME Publication
Challenges of managing mnc expatriates through crises a study
Challenges of managing mnc expatriates through crises a study
IAEME Publication
Early detection of adult valve disease–mitral
Early detection of adult valve disease–mitral
IAEME Publication
Destacado
(9)
A study to explore scope of direct to consumer advertisement dtca
A study to explore scope of direct to consumer advertisement dtca
A genetic algorithm approach to the optimization
A genetic algorithm approach to the optimization
Job satisfaction in banking a study of private and public sector banks
Job satisfaction in banking a study of private and public sector banks
Studies on geometrical featured metallic shell structures for inward inversion
Studies on geometrical featured metallic shell structures for inward inversion
Quality factor of seismic coda waves in garhwal himalayas 2
Quality factor of seismic coda waves in garhwal himalayas 2
Face recognition across pose with estimation of pose parameters
Face recognition across pose with estimation of pose parameters
New innovation of magnetic scales used in digital height masters and digital ...
New innovation of magnetic scales used in digital height masters and digital ...
Challenges of managing mnc expatriates through crises a study
Challenges of managing mnc expatriates through crises a study
Early detection of adult valve disease–mitral
Early detection of adult valve disease–mitral
Similar a Design of 64 bit error tolerant adder
Codec Scheme for Power Optimization in VLSI Interconnects
Codec Scheme for Power Optimization in VLSI Interconnects
IJEEE
Low Power Full Adder using 9T Structure
Low Power Full Adder using 9T Structure
idescitation
Linearity enhancement of operational transconductance amplifier using source
Linearity enhancement of operational transconductance amplifier using source
IAEME Publication
Design of area and power efficient half adder using transmission gate
Design of area and power efficient half adder using transmission gate
eSAT Journals
Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD...
Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD...
IOSR Journals
Lv side distributed power factor correction system
Lv side distributed power factor correction system
eSAT Publishing House
Comparisons of fuzzy mras and pid controllers for ems maglev train
Comparisons of fuzzy mras and pid controllers for ems maglev train
Mustefa Jibril
Fuzzy logic based direct torque control of induction motor with space vector ...
Fuzzy logic based direct torque control of induction motor with space vector ...
ijscai
Split set data weighted averaging – an efficient approach for removal of peri...
Split set data weighted averaging – an efficient approach for removal of peri...
IAEME Publication
Efficient implementation of full adder for power analysis in cmos technology
Efficient implementation of full adder for power analysis in cmos technology
IJARIIT
Fuzzy logic based direct torque control of induction motor with space vector ...
Fuzzy logic based direct torque control of induction motor with space vector ...
ijscai
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Associate Professor in VSB Coimbatore
SPEED CONTROL OF INDUCTION MACHINE WITH REDUCTION IN TORQUE RIPPLE USING ROBU...
SPEED CONTROL OF INDUCTION MACHINE WITH REDUCTION IN TORQUE RIPPLE USING ROBU...
IAEME Publication
Energy Efficient Full Adders for Arithmetic Applications Based on GDI Logic
Energy Efficient Full Adders for Arithmetic Applications Based on GDI Logic
Associate Professor in VSB Coimbatore
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
VLSICS Design
Designing a Novel High Performance Four-to-Two Compressor Cell Based on CNTFE...
Designing a Novel High Performance Four-to-Two Compressor Cell Based on CNTFE...
IJECEIAES
Design of Low-Power High-Speed Truncation-Error-Tolerant Adder
Design of Low-Power High-Speed Truncation-Error-Tolerant Adder
Sravankumar Samboju
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
IRJET Journal
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET Journal
A high speed dynamic ripple carry adder
A high speed dynamic ripple carry adder
eSAT Journals
Similar a Design of 64 bit error tolerant adder
(20)
Codec Scheme for Power Optimization in VLSI Interconnects
Codec Scheme for Power Optimization in VLSI Interconnects
Low Power Full Adder using 9T Structure
Low Power Full Adder using 9T Structure
Linearity enhancement of operational transconductance amplifier using source
Linearity enhancement of operational transconductance amplifier using source
Design of area and power efficient half adder using transmission gate
Design of area and power efficient half adder using transmission gate
Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD...
Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD...
Lv side distributed power factor correction system
Lv side distributed power factor correction system
Comparisons of fuzzy mras and pid controllers for ems maglev train
Comparisons of fuzzy mras and pid controllers for ems maglev train
Fuzzy logic based direct torque control of induction motor with space vector ...
Fuzzy logic based direct torque control of induction motor with space vector ...
Split set data weighted averaging – an efficient approach for removal of peri...
Split set data weighted averaging – an efficient approach for removal of peri...
Efficient implementation of full adder for power analysis in cmos technology
Efficient implementation of full adder for power analysis in cmos technology
Fuzzy logic based direct torque control of induction motor with space vector ...
Fuzzy logic based direct torque control of induction motor with space vector ...
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
SPEED CONTROL OF INDUCTION MACHINE WITH REDUCTION IN TORQUE RIPPLE USING ROBU...
SPEED CONTROL OF INDUCTION MACHINE WITH REDUCTION IN TORQUE RIPPLE USING ROBU...
Energy Efficient Full Adders for Arithmetic Applications Based on GDI Logic
Energy Efficient Full Adders for Arithmetic Applications Based on GDI Logic
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
Designing a Novel High Performance Four-to-Two Compressor Cell Based on CNTFE...
Designing a Novel High Performance Four-to-Two Compressor Cell Based on CNTFE...
Design of Low-Power High-Speed Truncation-Error-Tolerant Adder
Design of Low-Power High-Speed Truncation-Error-Tolerant Adder
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
A high speed dynamic ripple carry adder
A high speed dynamic ripple carry adder
Más de IAEME Publication
IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME Publication
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
IAEME Publication
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
IAEME Publication
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
IAEME Publication
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
IAEME Publication
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
IAEME Publication
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
IAEME Publication
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IAEME Publication
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
IAEME Publication
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
IAEME Publication
GANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICE
IAEME Publication
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
IAEME Publication
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
IAEME Publication
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
IAEME Publication
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
IAEME Publication
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
IAEME Publication
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
IAEME Publication
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
IAEME Publication
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
IAEME Publication
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
IAEME Publication
Más de IAEME Publication
(20)
IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdf
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
GANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICE
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
Design of 64 bit error tolerant adder
1.
INTERNATIONAL JOURNAL OF
ADVANCED RESEARCH IN International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME ENGINEERING AND TECHNOLOGY (IJARET) ISSN 0976 - 6480 (Print) IJARET ISSN 0976 - 6499 (Online) Volume 3, Issue 2, July-December (2012), pp. 235-247 © IAEME: www.iaeme.com/ijaret.asp ©IAEME Journal Impact Factor (2012): 2.7078 (Calculated by GISI) www.jifactor.com DESIGN OF 64 BIT ERROR TOLERANT ADDER 1A.S.Prabhu, 2V.Elakya,3A.Andamuthu and 4 N.Vignesh 1 Asst Prof, VLSI Design, EBET Group of Institutions, Kangayam, Tamil Nadu, India. Mail id: prabhu.mevlsi@gmail.com 2 Asst Prof, VLSI Design, Angel College of Engineering and Technology, Tirupur, Tamil Nadu, India. Mail id: elakya17@gmail.com 3 Asst Prof, VLSI Design, Muthayammal Engineering College, Rasipuram, Tamil Nadu, India. Mail id : andamuthuece@gmail.com 4 Asst Prof, VLSI Design, Karpagam College of Engineering and Technology, Tamil Nadu, India. Mail id : vickee76@gmail.com ABSTRACT Adders are the core element of complex arithmetic operations like addition, multiplication, division, exponentiation etc. In most of these systems adder lies in the critical path that affects the overall speed of the system. This project introduces the design of low power error tolerant adder which acquires less area with the lowest transistor count. Enhanced performance of the proposed Error Tolerant adder in terms of power makes it suitable for portable image processing applications where minimum percentage of error is tolerable. The low power error tolerant adder circuit design and the simulation have been carried out on T a n n e r EDA tool. The result shows that t h e proposed low power error tolerant adder is an efficient adder cell with less MOS transistor count that reduces the high power consumption and it considerably increases the speed. Index Terms—Adders, Error Tolerant adder, low power, error tolerant INTRODUCTION The design of error tolerant adder consists of accurate part and inaccurate part. in accurate part the conventional ripple carry adder is replaced by the ripple carry adder designed using 8 transistor full adder. In the inaccurate part the 3 transistor XOR logic is used in the modified XOR gate. The power comparison is made between the existing design and the proposed method [2]. PROPOSED METHOD OF ETA BLOCK DIAGRAM The block diagram of the hardware implementation of such an ETA that adopts our proposed addition arithmetic is provided in Figure 4.1. This most straightforward structure consists of two parts: an accurate part and an inaccurate part. The accurate part is constructed using a conventional adder such as the RCA. The carry-in pin of this adder is connected to ground. The inaccurate part constitutes two blocks: a carry-free addition block and a control block. The Control block is used to generate the control 235
2.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME signals, to determine the working mode of the carry-free Addition block. A 64-bit adder is used as an example for illustration of the design methodology and circuit implementation of an ETA [1]. Figure 1: Hardware Implementation of the Proposed ETA. DESIGN OF 64 BIT ERROR TOLERANT ADDER Strategy of Dividing the Adder The first step of designing a proposed ETA [2] is to divide the adder into two parts in a specific manner. The dividing strategy is based on a guess- and-verify stratagem, depending on the requirements, such as accuracy, speed, and power. First, we define the delay of the proposed adder as Td = max (Th, Tl), where Th is the delay in the accurate part and Tl is the delay in the inaccurate part. With the proper dividing strategy, we can make Th approximately equal to Tl and hence achieve an optimal time delay. With this partition method defined, we then check whether the accuracy performance of the adder meets the requirements preset by designer/ customer. This can be checked very quickly via some software programs. For example, for a specific application, we require the minimum acceptable accuracy to be 95% and the acceptance probability to be 98%. The proposed partition method must therefore have at least 98% of all possible inputs reaching an accuracy of better than 95%. If this requirement is not met, then one bit should be shifted from the inaccurate part to the accurate part and have the checking process repeated. Also, due to the simplified circuit structure and the elimination of switching activities in the inaccurate part, putting more bits in this part yields more power saving. Having considered the above, we divided the 64-bit adder by putting 24 bits in the accurate part and 40 bits in the inaccurate part. Design of the Accurate Part In our proposed 64-bit ETA [1], the inaccurate part has 40 bits as opposed to the 24 bits used in the accurate part. The overall delay is determined by the inaccurate part, and so the accurate part need not be a fast adder. The ripple-carry adder, which is the most power-saving conventional adder[7], has been chosen for the accurate part of the circuit. The conventional ripple carry adder is replaced by the ripple carry adder designed using 8 transistor full adder. The power is drastically reduced by using 8 transistor full adders [8]. 236
3.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME Design of the Inaccurate Part The inaccurate part is the most critical section in the proposed ETA [1] as it determines the accuracy, speed performance, and power consumption of the adder. The inaccurate part consists of two blocks: the carry free addition block and the control block. The carry-free addition block is made up of 40 modified XOR gates, and each of which is used to generate a sum bit. The block diagram of the carry-free addition block and the schematic implementation of the modified XOR gate are presented in Figure 1. In the modified XOR gate [6], three extra transistors, M1, M2, and M3, are added to a 3 transistor XOR gate. CTL is the control signal coming from the control block of Figure 2 and is used to set the operational mode of the circuit. When CTL = 0, M1 and M2 are turned on, while M3 is turned off, leaving the circuit to operate in the normal XOR mode. When CTL = 1, M1 and M2 are both turned off, while M3 is turned on, connecting the output node to DD, , and hence setting the sum output to “1”. Figure 2: Carry-Free Addition Block. (a) Overall Architecture and (b) Schematic Diagram of a Modified XOR Gate. 237
4.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME The function of the control block is to detect the first bit position when both input bits are “1,” and to set the control signal on this position as well as those on its right to high. It is made up of 40 control signal generating cells (CSGCs) and each cell generates a control signal for the modified XOR gate at the corresponding bit position in the carry-free addition block. Instead of a long chain of 40 cascaded GSGCs [3], the control block is arranged into ten equal-sized groups, with additional connections between every two neighboring groups. Two types of CSGC, labeled as type I and II in Figure 2 (a) are designed, and the schematic implementations of these two types of CSGC are provided in Figure 2(b). The control signal generated by the leftmost cell of each group is connected to the input of the leftmost cell in next group. The extra connections allow the propagated high control signal to “jump” from one group to another instead of passing through all the 40 cells. Figure 3: Control Block. (a) Overall Architecture and (b) Schematic Implementations of CSGC. 3T XOR Gate The design of 3T XOR gate is shown in figure 4. The heart of the design is comprises of two PMOS and one NMOS. The output signal for inputs AB= 01 and 11 will be complete. Both M2 and M3 will be on and will pass a poor “HIGH” signal level to the output for AB= 10, the reason is that when M2 and M3 will be on the resistance of both devices will come in parallel and the total resistance will decrease which will lead to the degradation in output voltage and as the aspect ratio of M2 is larger than that of M3, the voltage at OUT terminal will be reflected as per the functioning of transistor M2. However, the threshold drop occurs across M2 for AB=00 and consequently the output Y degrades with respect to the input. The voltage degradation due to threshold drop can be minimized considerably by increasing the W of M3. Figure 4: 3T XOR Gate 238
5.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME Power Consumption in Adders Addition is a common operation in circuits designed for portable equipment and is typical of the digital processing carried out in computer systems. In CMOS circuits most of the energy consumed is due to switching activity[6], with the number of nodes in the circuit, the stored energy per node and the number of switching operations per second all contributing to the total power consumption. Power consumption was paid more and more attention to by IC designers. The motive of low power design comes from two reasons: For those chips used in products supplied by battery, such as portable computers and hand-held devices, lower power consumption is one of the key features surpassing their competitors [2]With the steadily increasing of chip’s capacity and density, low power consumption becomes a vital feature for chip’s functionality and reliability. High power density will make chip’s temperature increasing, thus cause path delay increasing and problem of metal immigration Building low power VLSI system has emerged as significant performance goal because of the fast technology in mobile communication and computation. The advances in battery technology have not taken place as fast as the advances in electronic devices. So the designers are faced with more constraint; high speed[4], high throughput and at the same time, consuming as minimal power as possible. The goal is to extend battery life span of portable electronics is to reduce the energy expended per arithmetic operation, but low power consumption does not necessarily result in low energy dissipation. To execute an arithmetic operation, a circuit can consume very low power by clocking at extremely low frequency but it may take a very long time to complete the operation. We measure the energy consumption by the product of average power and worst case delay (power delay-product).Thus ETA is found to have less delay and have less power consumption [2]. IMPLEMENTATION OF 64-BIT ETA The simulation results of 64-bit ETA are obtained using Tanner EDA tool. Comparative analysis on the error tolerant adders has been done. 239
6.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME Figure 5: Design of Accurate Part of Existing Method Figure 5 shows the design of accurate part of existing method. The design is created using S- Edit in Tanner. The ripple-carry adder, which is the most power-saving conventional adder, has been chosen for the accurate part of the circuit [5], [7]. Among the 64 bits input the first 24 bits are given to Figure 5 shows the design of accurate part of proposed method. The ripple carry adder is designed using 8 transistor full adder. 240
7.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME Figure 6: Design of Accurate Part of Proposed method Design of existing modified XOR block using conventional XOR gate is shown in Figure 7. In the modified XOR gate, three extra transistors, m1,m2, and m3, are added to a conventional XOR gate. CTL is the control signal coming from the control block. 241
8.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July December (2012), © IAEME July-December Figure 7: Design of Existing Modified XOR Block using Conventional XOR Gate Figure 8 shows the waveform of existing modified XOR block using conventiona XOR gate ntional the wave form is viewed using tanner W-Edit. The inputs are A, B and CTL signal [6] and corresponding SUM output is obtained. btained. 242
9.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME Figure 8 : Waveform of Existing Modified XOR Blok using Conventional XOR Gate Design of existing modified XOR block using conventional XOR gate is shown in Figure 9. In the modified XOR gate, three extra transistors, m1,m2, and m3, are added to a 3 transistor XOR gate. Figure 10 shows the wave form of design of proposed modified XOR block using 3T XOR gate. The inputs are A, B and CTL [2] signal and corresponding SUM output is obtained[6]. The wave form is viewed using tanner W-Edit. Figure 9: Design of Proposed Modified XOR Block using 3T XOR Gate 243
10.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME Figure10: Waveform of Proposed Modified XOR Block using 3T XOR Gate Figure 11 shows the design of inaccurate part of existing method. The inaccurate part consists of two blocks: the carry free addition block and the control block. The carry-free addition block is made up of 40 modified XOR gates [8], [7]. Figure 11: Design of Inaccurate Part of Existing Method Waveform of inaccurate part of existing method is shown in figure 12. Among the total 64 bits input, the last 40 bits are given as input to the inaccurate part and corresponding sum output is obtained. The wave form is viewed using tanner W- Edit. 244
11.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME Figure 12: Waveform of Inaccurate Part of existing method Figure 13 shows the design of inaccurate part of proposed method. The design is created using S-Edit in Tanner. The carry-free addition block is made up of 40 modified XOR gates. In the modified XOR gate, three extra transistors, M1, M2, and M3, are added to a 3 transistor XOR gate. Figure 13: Design of Inaccurate Part of Proposed method Figure 10 shows the wave form of inaccurate part of proposed method. Among the total 64 bits input, the last 40 bits are given as input to the inaccurate part and corresponding sum output is obtained. The input bits are A0 to A39, B0 to B39,CTL0 to CTL39[6] and the outputs are S0 to S39.The wave form is viewed using tanner W-Edit. 245
12.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME Figure 14: Waveform of Inaccurate Part of Proposed method Table 1 shows the 64 bit error tolerant adder power comparison. The results of the comparative analysis reveal that the performance of the proposed Low Power Error Tolerant Adder consumes least power and acquires least area. Table 1: Power Comparison of 64 Bit Error Tolerant Adder Accurate Part Inaccurate Part (Ripplecarry adder) Power Transistor Power Transistor count count Existing 53.46 1454 11.923 672 Method 0mW mW Proposed 13.06 854 25.00 192 Method 8 mW nW 246
13.
International Journal of
Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 3, Number 2, July-December (2012), © IAEME Chart 1: Power Comparison Chart of 64 bit Error Tolerant Adder Chart 1 shows the power comparison chart using the power results from tanner simulation. It is observed that power is reduced when using proposed low power error tolerant; adder consumes low power consumption and high-speed performance is more important than accuracy. Few such applications are in Digital Image processing and DSP architectures for portable devices such as cell phones and laptops. REFERENCES [1] Ning Zhu, Wang Ling Goh, Weija Zhang, Kiat SengYeo, and Zhi Hui Kong,“ Design of low power high-speed truncation- error-tolerant adder and its application in digital signal processing ”.IEEE Trans. Very Large Scale Integrat., 18: 1225-1229. DOI: 10.1109/TVLSI.2009.2020591,August 2010. [2] A. B. Melvin, “Let’s think analog,” in Proc. IEEE Comput. Soc. Annu.Symp , pp. 2–5 ,VLSI, 2005. [3] J. E. Stine, C. R. Babb, and V. B. Dave, “Constant addition utilizing flagged prefix structures,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2005. [4] L.-D. Van and C.-C. Yang, “Generalized low-error area- efficient fixed width multipliers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 25,no. 8, pp. 1608–1619, Aug. 2005. [5] M. A. Breuer, S. K. Gupta, and T. M. Mak, “Design and error- tolerance in the presence of massive numbers of defects,” IEEE Des. Test Comput., vol. 24, no. 3, pp. 216–227, May-Jun. 2004. [6] J.-M. Wang, S.-C. Fang, and W.-S. Feng, “New efficient designs for XOR and XNOR functions on the transistor level,” IEEE J. Solid-State Circuits,vol. 29, no. 7, pp. 780– 786, Jul. 1994. [7] N. H. E. Weste, and K.Eshraghain, “PRINCIPLES OF CMOS VLSI Design,A Systems Perspective,” Pearson Education, 2010. [8] M. Morris Mano, “Digital Design” – Third Edition, Prentice Hall of India private limited, 2006. 247
Descargar ahora