Enviar búsqueda
Cargar
All VLSI programs
•
Descargar como DOC, PDF
•
28 recomendaciones
•
29,771 vistas
Gouthaman V
Seguir
Empresariales
Tecnología
Denunciar
Compartir
Denunciar
Compartir
1 de 11
Descargar ahora
Recomendados
VHDL Part 4
VHDL Part 4
Abhilash Nair
Gate level design -For beginners
Gate level design -For beginners
Dr.YNM
Switch level modeling
Switch level modeling
Devi Pradeep Podugu
Digital Modulation Unit 3
Digital Modulation Unit 3
Anil Nigam
Verilog tutorial
Verilog tutorial
Maryala Srinivas
Delays in verilog
Delays in verilog
JITU MISTRY
Verilog Tasks & Functions
Verilog Tasks & Functions
anand hd
Modules and ports in Verilog HDL
Modules and ports in Verilog HDL
anand hd
Recomendados
VHDL Part 4
VHDL Part 4
Abhilash Nair
Gate level design -For beginners
Gate level design -For beginners
Dr.YNM
Switch level modeling
Switch level modeling
Devi Pradeep Podugu
Digital Modulation Unit 3
Digital Modulation Unit 3
Anil Nigam
Verilog tutorial
Verilog tutorial
Maryala Srinivas
Delays in verilog
Delays in verilog
JITU MISTRY
Verilog Tasks & Functions
Verilog Tasks & Functions
anand hd
Modules and ports in Verilog HDL
Modules and ports in Verilog HDL
anand hd
VERILOG CODE FOR Adder
VERILOG CODE FOR Adder
Rakesh kumar jha
Verilog hdl
Verilog hdl
Muhammad Uzair Rasheed
verilog code for logic gates
verilog code for logic gates
Rakesh kumar jha
Verilog HDL
Verilog HDL
Mantra VLSI
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder
Bharti Airtel Ltd.
Multipliers in VLSI
Multipliers in VLSI
Kiranmai Sony
Single Sideband Suppressed Carrier (SSB-SC)
Single Sideband Suppressed Carrier (SSB-SC)
Ridwanul Hoque
L 1 5 sampling quantizing encoding pcm
L 1 5 sampling quantizing encoding pcm
DEEPIKA KAMBOJ
Dynamic logic circuits
Dynamic logic circuits
Kalyan Kumar Kalita
Pass Transistor Logic
Pass Transistor Logic
Diwaker Pant
Behavioral modelling in VHDL
Behavioral modelling in VHDL
Bhupendra Pratap Singh
Pulse Modulation ppt
Pulse Modulation ppt
sanjeev2419
VLSI Lab manual PDF
VLSI Lab manual PDF
UR11EC098
gate level modeling
gate level modeling
VandanaBR2
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
NAGASAI547
Log antilog amplifiers by ransher
Log antilog amplifiers by ransher
ransherraj
Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)
Dr. Swaminathan Kathirvel
CMOS Logic Circuits
CMOS Logic Circuits
Marmik Kothari
SHIFT REGISTERS
SHIFT REGISTERS
kumari36
PLDs
PLDs
VisualBee.com
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
BhargavKatkam
Mux based array mul ppt
Mux based array mul ppt
Bhamidipati Gayatri
Más contenido relacionado
La actualidad más candente
VERILOG CODE FOR Adder
VERILOG CODE FOR Adder
Rakesh kumar jha
Verilog hdl
Verilog hdl
Muhammad Uzair Rasheed
verilog code for logic gates
verilog code for logic gates
Rakesh kumar jha
Verilog HDL
Verilog HDL
Mantra VLSI
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder
Bharti Airtel Ltd.
Multipliers in VLSI
Multipliers in VLSI
Kiranmai Sony
Single Sideband Suppressed Carrier (SSB-SC)
Single Sideband Suppressed Carrier (SSB-SC)
Ridwanul Hoque
L 1 5 sampling quantizing encoding pcm
L 1 5 sampling quantizing encoding pcm
DEEPIKA KAMBOJ
Dynamic logic circuits
Dynamic logic circuits
Kalyan Kumar Kalita
Pass Transistor Logic
Pass Transistor Logic
Diwaker Pant
Behavioral modelling in VHDL
Behavioral modelling in VHDL
Bhupendra Pratap Singh
Pulse Modulation ppt
Pulse Modulation ppt
sanjeev2419
VLSI Lab manual PDF
VLSI Lab manual PDF
UR11EC098
gate level modeling
gate level modeling
VandanaBR2
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
NAGASAI547
Log antilog amplifiers by ransher
Log antilog amplifiers by ransher
ransherraj
Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)
Dr. Swaminathan Kathirvel
CMOS Logic Circuits
CMOS Logic Circuits
Marmik Kothari
SHIFT REGISTERS
SHIFT REGISTERS
kumari36
PLDs
PLDs
VisualBee.com
La actualidad más candente
(20)
VERILOG CODE FOR Adder
VERILOG CODE FOR Adder
Verilog hdl
Verilog hdl
verilog code for logic gates
verilog code for logic gates
Verilog HDL
Verilog HDL
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder
Multipliers in VLSI
Multipliers in VLSI
Single Sideband Suppressed Carrier (SSB-SC)
Single Sideband Suppressed Carrier (SSB-SC)
L 1 5 sampling quantizing encoding pcm
L 1 5 sampling quantizing encoding pcm
Dynamic logic circuits
Dynamic logic circuits
Pass Transistor Logic
Pass Transistor Logic
Behavioral modelling in VHDL
Behavioral modelling in VHDL
Pulse Modulation ppt
Pulse Modulation ppt
VLSI Lab manual PDF
VLSI Lab manual PDF
gate level modeling
gate level modeling
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
Log antilog amplifiers by ransher
Log antilog amplifiers by ransher
Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)
CMOS Logic Circuits
CMOS Logic Circuits
SHIFT REGISTERS
SHIFT REGISTERS
PLDs
PLDs
Destacado
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
BhargavKatkam
Mux based array mul ppt
Mux based array mul ppt
Bhamidipati Gayatri
The Multipliers Seminar
The Multipliers Seminar
Greg McKeown
VERILOG CODE
VERILOG CODE
Dhaval Kaneria
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Saikiran Panjala
Array multiplier
Array multiplier
Mathew George
Programs of VHDL
Programs of VHDL
Rkrishna Mishra
Booth Multiplier
Booth Multiplier
Sudhir Kumar
Destacado
(8)
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
Mux based array mul ppt
Mux based array mul ppt
The Multipliers Seminar
The Multipliers Seminar
VERILOG CODE
VERILOG CODE
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Array multiplier
Array multiplier
Programs of VHDL
Programs of VHDL
Booth Multiplier
Booth Multiplier
Similar a All VLSI programs
VLSI experiments II
VLSI experiments II
Gouthaman V
Task i
Task i
Darshil Shah
Combinational circuits II outputs
Combinational circuits II outputs
Gouthaman V
mod-4.pptx
mod-4.pptx
MaheshRgk
Graphics programs
Graphics programs
NAVYA RAO
Digital System Design-Synchronous Sequential Circuits
Digital System Design-Synchronous Sequential Circuits
Indira Priyadarshini
Sequential Circuits I VLSI 9th experiment
Sequential Circuits I VLSI 9th experiment
Gouthaman V
VerilogHDL_Utkarsh_kulshrestha
VerilogHDL_Utkarsh_kulshrestha
Utkarsh Kulshrestha
Paradigmas de Linguagens de Programacao - Aula #4
Paradigmas de Linguagens de Programacao - Aula #4
Ismar Silveira
Verilog code all
Verilog code all
MNIT jaipur
SICP勉強会について
SICP勉強会について
Yusuke Sasaki
Как работает LLVM бэкенд в C#. Егор Богатов ➠ CoreHard Autumn 2019
Как работает LLVM бэкенд в C#. Егор Богатов ➠ CoreHard Autumn 2019
corehard_by
C programs Set 2
C programs Set 2
Koshy Geoji
PRACTICAL COMPUTING
PRACTICAL COMPUTING
Ramachendran Logarajah
HDL PROGRAMMING-3.pdf
HDL PROGRAMMING-3.pdf
kaarthikK6
Verilog programs for basic logic gates
Verilog programs for basic logic gates
SriSudharsnaRathinas
TOC(CS-501) (19-49).pdf
TOC(CS-501) (19-49).pdf
RajJain516913
Vcs9
Vcs9
Malikireddy Bramhananda Reddy
Day4 順序控制的循序邏輯實現
Day4 順序控制的循序邏輯實現
Ron Liu
Computer graphics lab assignment
Computer graphics lab assignment
Abdullah Al Shiam
Similar a All VLSI programs
(20)
VLSI experiments II
VLSI experiments II
Task i
Task i
Combinational circuits II outputs
Combinational circuits II outputs
mod-4.pptx
mod-4.pptx
Graphics programs
Graphics programs
Digital System Design-Synchronous Sequential Circuits
Digital System Design-Synchronous Sequential Circuits
Sequential Circuits I VLSI 9th experiment
Sequential Circuits I VLSI 9th experiment
VerilogHDL_Utkarsh_kulshrestha
VerilogHDL_Utkarsh_kulshrestha
Paradigmas de Linguagens de Programacao - Aula #4
Paradigmas de Linguagens de Programacao - Aula #4
Verilog code all
Verilog code all
SICP勉強会について
SICP勉強会について
Как работает LLVM бэкенд в C#. Егор Богатов ➠ CoreHard Autumn 2019
Как работает LLVM бэкенд в C#. Егор Богатов ➠ CoreHard Autumn 2019
C programs Set 2
C programs Set 2
PRACTICAL COMPUTING
PRACTICAL COMPUTING
HDL PROGRAMMING-3.pdf
HDL PROGRAMMING-3.pdf
Verilog programs for basic logic gates
Verilog programs for basic logic gates
TOC(CS-501) (19-49).pdf
TOC(CS-501) (19-49).pdf
Vcs9
Vcs9
Day4 順序控制的循序邏輯實現
Day4 順序控制的循序邏輯實現
Computer graphics lab assignment
Computer graphics lab assignment
Más de Gouthaman V
Professional Ethics Assignment II
Professional Ethics Assignment II
Gouthaman V
Dip Unit Test-I
Dip Unit Test-I
Gouthaman V
Scholastic averages sheet-2
Scholastic averages sheet-2
Gouthaman V
Eligibility criteria and instructions for Infosys Placement
Eligibility criteria and instructions for Infosys Placement
Gouthaman V
Answers for 2 Marks Unit Test I (RMW)
Answers for 2 Marks Unit Test I (RMW)
Gouthaman V
Anwers for 2 marks - RMW
Anwers for 2 marks - RMW
Gouthaman V
Rmw unit test question papers
Rmw unit test question papers
Gouthaman V
Circular and semicircular cavity resonator
Circular and semicircular cavity resonator
Gouthaman V
VLSI Anna University Practical Examination
VLSI Anna University Practical Examination
Gouthaman V
HCL IPT
HCL IPT
Gouthaman V
VLSI Sequential Circuits II
VLSI Sequential Circuits II
Gouthaman V
VI Semester Examination Time Table
VI Semester Examination Time Table
Gouthaman V
Email
Email
Gouthaman V
Antenna and Wave Propagation Assignment I
Antenna and Wave Propagation Assignment I
Gouthaman V
Antenna and Wave Propagation Assignment I
Antenna and Wave Propagation Assignment I
Gouthaman V
Computer Networks Unit Test II Questions
Computer Networks Unit Test II Questions
Gouthaman V
Antenna Unit Test II Questions
Antenna Unit Test II Questions
Gouthaman V
Antenna Unit Test II questions
Antenna Unit Test II questions
Gouthaman V
POM Unit Test II - ECE B
POM Unit Test II - ECE B
Gouthaman V
VLSI Experiments I
VLSI Experiments I
Gouthaman V
Más de Gouthaman V
(20)
Professional Ethics Assignment II
Professional Ethics Assignment II
Dip Unit Test-I
Dip Unit Test-I
Scholastic averages sheet-2
Scholastic averages sheet-2
Eligibility criteria and instructions for Infosys Placement
Eligibility criteria and instructions for Infosys Placement
Answers for 2 Marks Unit Test I (RMW)
Answers for 2 Marks Unit Test I (RMW)
Anwers for 2 marks - RMW
Anwers for 2 marks - RMW
Rmw unit test question papers
Rmw unit test question papers
Circular and semicircular cavity resonator
Circular and semicircular cavity resonator
VLSI Anna University Practical Examination
VLSI Anna University Practical Examination
HCL IPT
HCL IPT
VLSI Sequential Circuits II
VLSI Sequential Circuits II
VI Semester Examination Time Table
VI Semester Examination Time Table
Email
Email
Antenna and Wave Propagation Assignment I
Antenna and Wave Propagation Assignment I
Antenna and Wave Propagation Assignment I
Antenna and Wave Propagation Assignment I
Computer Networks Unit Test II Questions
Computer Networks Unit Test II Questions
Antenna Unit Test II Questions
Antenna Unit Test II Questions
Antenna Unit Test II questions
Antenna Unit Test II questions
POM Unit Test II - ECE B
POM Unit Test II - ECE B
VLSI Experiments I
VLSI Experiments I
Último
Forklift Operations: Safety through Cartoons
Forklift Operations: Safety through Cartoons
Forklift Trucks in Minnesota
VIP Call Girl Jamshedpur Aashi 8250192130 Independent Escort Service Jamshedpur
VIP Call Girl Jamshedpur Aashi 8250192130 Independent Escort Service Jamshedpur
Suhani Kapoor
VIP Call Girls In Saharaganj ( Lucknow ) 🔝 8923113531 🔝 Cash Payment (COD) 👒
VIP Call Girls In Saharaganj ( Lucknow ) 🔝 8923113531 🔝 Cash Payment (COD) 👒
anilsa9823
Monte Carlo simulation : Simulation using MCSM
Monte Carlo simulation : Simulation using MCSM
Ravindra Nath Shukla
KYC-Verified Accounts: Helping Companies Handle Challenging Regulatory Enviro...
KYC-Verified Accounts: Helping Companies Handle Challenging Regulatory Enviro...
Any kyc Account
The Coffee Bean & Tea Leaf(CBTL), Business strategy case study
The Coffee Bean & Tea Leaf(CBTL), Business strategy case study
Ethan lee
Value Proposition canvas- Customer needs and pains
Value Proposition canvas- Customer needs and pains
P&CO
Call Girls In Panjim North Goa 9971646499 Genuine Service
Call Girls In Panjim North Goa 9971646499 Genuine Service
ritikaroy0888
Call Girls In DLf Gurgaon ➥99902@11544 ( Best price)100% Genuine Escort In 24...
Call Girls In DLf Gurgaon ➥99902@11544 ( Best price)100% Genuine Escort In 24...
lizamodels9
A DAY IN THE LIFE OF A SALESMAN / WOMAN
A DAY IN THE LIFE OF A SALESMAN / WOMAN
IlamathiKannappan
MONA 98765-12871 CALL GIRLS IN LUDHIANA LUDHIANA CALL GIRL
MONA 98765-12871 CALL GIRLS IN LUDHIANA LUDHIANA CALL GIRL
Seo
Boost the utilization of your HCL environment by reevaluating use cases and f...
Boost the utilization of your HCL environment by reevaluating use cases and f...
Roland Driesen
Ensure the security of your HCL environment by applying the Zero Trust princi...
Ensure the security of your HCL environment by applying the Zero Trust princi...
Roland Driesen
Event mailer assignment progress report .pdf
Event mailer assignment progress report .pdf
tbatkhuu1
It will be International Nurses' Day on 12 May
It will be International Nurses' Day on 12 May
NZSG
Creating Low-Code Loan Applications using the Trisotech Mortgage Feature Set
Creating Low-Code Loan Applications using the Trisotech Mortgage Feature Set
Denis Gagné
BEST ✨ Call Girls In Indirapuram Ghaziabad ✔️ 9871031762 ✔️ Escorts Service...
BEST ✨ Call Girls In Indirapuram Ghaziabad ✔️ 9871031762 ✔️ Escorts Service...
noida100girls
VVVIP Call Girls In Greater Kailash ➡️ Delhi ➡️ 9999965857 🚀 No Advance 24HRS...
VVVIP Call Girls In Greater Kailash ➡️ Delhi ➡️ 9999965857 🚀 No Advance 24HRS...
Call Girls In Delhi Whatsup 9873940964 Enjoy Unlimited Pleasure
Mondelez State of Snacking and Future Trends 2023
Mondelez State of Snacking and Future Trends 2023
Neil Kimberley
Best Basmati Rice Manufacturers in India
Best Basmati Rice Manufacturers in India
Shree Krishna Exports
Último
(20)
Forklift Operations: Safety through Cartoons
Forklift Operations: Safety through Cartoons
VIP Call Girl Jamshedpur Aashi 8250192130 Independent Escort Service Jamshedpur
VIP Call Girl Jamshedpur Aashi 8250192130 Independent Escort Service Jamshedpur
VIP Call Girls In Saharaganj ( Lucknow ) 🔝 8923113531 🔝 Cash Payment (COD) 👒
VIP Call Girls In Saharaganj ( Lucknow ) 🔝 8923113531 🔝 Cash Payment (COD) 👒
Monte Carlo simulation : Simulation using MCSM
Monte Carlo simulation : Simulation using MCSM
KYC-Verified Accounts: Helping Companies Handle Challenging Regulatory Enviro...
KYC-Verified Accounts: Helping Companies Handle Challenging Regulatory Enviro...
The Coffee Bean & Tea Leaf(CBTL), Business strategy case study
The Coffee Bean & Tea Leaf(CBTL), Business strategy case study
Value Proposition canvas- Customer needs and pains
Value Proposition canvas- Customer needs and pains
Call Girls In Panjim North Goa 9971646499 Genuine Service
Call Girls In Panjim North Goa 9971646499 Genuine Service
Call Girls In DLf Gurgaon ➥99902@11544 ( Best price)100% Genuine Escort In 24...
Call Girls In DLf Gurgaon ➥99902@11544 ( Best price)100% Genuine Escort In 24...
A DAY IN THE LIFE OF A SALESMAN / WOMAN
A DAY IN THE LIFE OF A SALESMAN / WOMAN
MONA 98765-12871 CALL GIRLS IN LUDHIANA LUDHIANA CALL GIRL
MONA 98765-12871 CALL GIRLS IN LUDHIANA LUDHIANA CALL GIRL
Boost the utilization of your HCL environment by reevaluating use cases and f...
Boost the utilization of your HCL environment by reevaluating use cases and f...
Ensure the security of your HCL environment by applying the Zero Trust princi...
Ensure the security of your HCL environment by applying the Zero Trust princi...
Event mailer assignment progress report .pdf
Event mailer assignment progress report .pdf
It will be International Nurses' Day on 12 May
It will be International Nurses' Day on 12 May
Creating Low-Code Loan Applications using the Trisotech Mortgage Feature Set
Creating Low-Code Loan Applications using the Trisotech Mortgage Feature Set
BEST ✨ Call Girls In Indirapuram Ghaziabad ✔️ 9871031762 ✔️ Escorts Service...
BEST ✨ Call Girls In Indirapuram Ghaziabad ✔️ 9871031762 ✔️ Escorts Service...
VVVIP Call Girls In Greater Kailash ➡️ Delhi ➡️ 9999965857 🚀 No Advance 24HRS...
VVVIP Call Girls In Greater Kailash ➡️ Delhi ➡️ 9999965857 🚀 No Advance 24HRS...
Mondelez State of Snacking and Future Trends 2023
Mondelez State of Snacking and Future Trends 2023
Best Basmati Rice Manufacturers in India
Best Basmati Rice Manufacturers in India
All VLSI programs
1.
LOGIC GATES module logic_gates(a,b,y1,y2,y3,y4,y5,y6,y7,y8);
input a,b; output y1,y2,y3,y4,y5,y6,y7,y8; buf (y1,a); not (y2,a); or (y3,a,b); nor (y4,a,b); and (y5,a,b); nand (y6,a,b); xor (y7,a,b); xnor (y8,a,b); endmodule HALF ADDER & FULL ADDER module half_adder(a,b,sum,carry); input a,b; output sum,carry; xor (sum,a,b); and (carry,a,b); endmodule module full_adder(a,b,c,sum,carry); input a,b,c; output sum,carry; assign sum = a^b^c; assign carry = (a&b)|(b&c)|(c&a); endmodule HALF SUBTRACTOR & FULL SUBTRACTOR module half_subtractor (x,y,difference,borrow); input x,y; output difference,borrow ; assign difference = (x^y), borrow =(~x&y); endmodule module full_subtractor (x,y,bin,d,bout); input x,y,bin; output d,bout; assign d = (x^y^bin), bout =(~x&y)|(~x&bin)|(y&bin); endmodule
2.
PARALLEL ADDER module parallel_adder(a,b,cin,sum,cout); input
[3:0] a,b; input cin; output [3:0] sum; output cout; assign {cout,sum}= a + b + cin; endmodule PARALLEL SUBTRACTOR module parallel_subtractor(x,y,bin,difference,bout); input [3:0] x,y; input bin; output [3:0] difference; output bout; assign {bout,difference}= x - y - bin; endmodule CARRY LOOK AHEAD ADDER module CLA_adder (a,b,cin,sum,cout); input [3:0]a,b; input cin; output[3:0]sum; output cout; wire po,p1,p2,p3,g0,g1,g2,g3; wire c1,c2,c3,c4; assign p0 = (a[0] ^ b[0]), p1 = (a[1] ^ b[1]), p2 = (a[2] ^ b[2]), p3 = (a[3] ^ b[3]); assign g0 = (a[0] & b[0]), g1 = (a[1] & b[1]), g2 = (a[2] & b[2]), g3 = (a[3] & b[3]); assign c0=cin, c1=g0 | (p0 & cin), c2 = g1 | (p0 & g0) | (p1 & p0 & cin), c3 = g2 | (p2 & g1) | (p2 & p1 & g0) | (p2 & p1 & p0 & cin), c4 = g3 | (p3 & g2) | (p3 & p2 & g1) | (p3 & p2 & p1 & g0) | (p3 & p2 & p1 & p0 & cin); assign sum[0]=p0 ^ c0, sum[1]=p1 ^ c1, sum[2]=p2 ^ c2, sum[3]=p3 ^ c3; assign cout = c4; endmodule
3.
PARALLEL ADDER &
SUBTRACTOR module parallel_add_sub( a3,a2,a1,a0,b3,b2,b1,b0,m,sum3,sum2,sum1,sum0,cout); input a3,a2,a1,a0; input b3,b2,b1,b0; input m; output sum3,sum2,sum1,sum0; output cout; wire cin,c0,c1,c2,d0,d1,d2,d3; assign cin = m; assign d0 = a0^m, d1=a1^m, d2=a2^m, d3=a3^m; full_add ff0(b0,d0,cin,sum0,c0); full_add ff1(b1,d1,c0,sum1,c1); full_add ff2(b2,d2,c1,sum2,c2); full_add ff3(b3,d3,c2,sum3,cout); endmodule module full_add(a,b,c,sum,carry); input a,b,c; output sum,carry; assign sum = a^b^c; assign carry = (a&b)|(b&c)|(c&a); endmodule 8 :3 ENCODER & 3:8 DECODER module encoder8_to_3(d0,d1,d2,d3,d4,d5,d6,d7,a,b,c); input d0,d1,d2,d3,d4,d5,d6,d7; output a,b,c; or (a,d4,d5,d6,d7); or(b,d2,d3,d6,d7); or (c,d1,d3,d5,d7); endmodule module decoder3_to_8(a,b,c,d0,d1,d2,d3,d4,d5,d6,d7); input a,b,c; output d0,d1,d2,d3,d4,d5,d6,d7 ; assign d0 = (~a & ~b&~c), d1 = (~a & ~b&c ), d2 = (~a & b&~c ), d3 = (~a & b&c ), d4 = (a & ~b&~c ), d5 = (a & ~b&c ), d6 = (a & b&~c ), d7 = (a &b&c ); endmodule
4.
1 :8 DEMULTIPLEXER
& 4:1 MULTIPLEXER module demux1_to_8(i,s0,s1,s2,d0,d1,d2,d3,d4,d5,d6,d7); input i,s0,s1,s2; output d0,d1,d2,d3,d4,d5,d6,d7; assign d0 = (i & ~s2 & ~s1 & ~s0), d1 = (i & ~s2 & ~s1 & s0), d2 = (i & ~s2 & s1 & ~s0), d3 = (i & ~s2 & s1 & s0), d4 = (i & s2 & ~s1 & ~s0), d5 = (i & s2 & ~s1 & s0), d6 = (i & s2 & s1 & ~s0), d7 = (i & s2 & s1 & s0); endmodule module mux4_to_1(i0,i1,i2,i3,s0,s1,out); input i0,i1,i2,i3,s0,s1; output out; assign out = (i0 & ~s1 & ~s0)|(i1 & ~s1 & s0)|(i2 & s1 & ~s0)|(i3 & s1 & s0); endmodule 8 BIT MULTIPLIER module multiplier_8_bit (a,b,c); input [7:0]a; input [7:0]b; output [15:0]c; assign c[15:0] = a[7:0]*b[7:0]; endmodule D FLIPFLOP module D_FF (D,clk,reset,Q); input D,clk,reset; output Q; reg Q; always @ (posedge reset or negedge clk) if (reset) Q = 1'b0; else Q = D; endmodule
5.
T FLIPFLOP module T_FF
(T,clk,reset,Q); input T,clk,reset; output Q; wire w; assign w = T^Q; D_FF dff1(w,clk,reset,Q); endmodule module D_FF (D,clk,reset,Q); input D,clk,reset; output Q; reg Q; always @ (posedge reset or negedge clk) if (reset) Q = 1'b0; else Q = D; endmodule JK FLIPFLOP module JK_FF (J,K,clk,reset,Q); input J,K,clk,reset; output Q; wire w; assign w = (J&~Q)|(~K&Q); D_FF dff1(w,clk,reset,Q); endmodule module D_FF (D,clk,reset,Q); input D,clk,reset; output Q; reg Q; always @ (posedge reset or negedge clk) if (reset) Q = 1'b0; else Q = D; endmodule
6.
SYNCHRONOUS UP-DOWN COUNTER module
updown_counter(up_down,clk,reset,count); input [1:0]up_down; input clk,reset; output [2:0]count; reg[2:0]count; always @(posedge clk or posedge reset) if (reset==1)count<=3'b000; else if(up_down==2'b00 ||up_down ==2'b11) count<=count; else if(up_down==2'b01) count<=count+1; else if(up_down==2'b10) count<=count-1; endmodule UNIVERSAL SHIFT REGISTER module unishft_reg(s1,s0,PIin,LFin,RTin,clk,reset,q3,q2,q1,q0); input s1,s0; // select inputs input LFin,RTin; // serial inputs input clk,reset; input[3:0]PIin; // parallel input output q3,q2,q1,q0; // register output reg q3,q2,q1,q0; always @ (posedge clk or posedge reset) if (reset) {q3,q2,q1,q0}=4'b0000; else case ({s1,s0}) 2'b00:{q3,q2,q1,q0}={q3,q2,q1,q0}; // No change 2'b01:{q3,q2,q1,q0}={RTin,q3,q2,q1}; // Shift right 2'b10:{q3,q2,q1,q0}={q2,q1,q0,LFin}; // Shift left 2'b11:{q3,q2,q1,q0}=PIin; // Parallel load input endcase endmodule
7.
CMOS INVERTER module my_inv(in,out); input
in; output out; supply1 pwr; supply0 gnd; pmos ( out,pwr,in); nmos (out,gnd,in); endmodule CMOS NOR GATE module my_nor(a,b,out); input a,b; output out; wire c; supply1 pwr; supply0 gnd; pmos ( c,pwr,b); pmos (out,c,a); nmos(out,gnd,a); nmos(out,gnd,b); endmodule CMOS NAND GATE module my_nand(a,b,out); input a,b; output out; wire c; supply1 pwr; supply0 gnd; pmos ( out,pwr,a); pmos (out,pwr,b); nmos(out,c,a); nmos(c,gnd,b); endmodule
8.
SR FLIPFLOP module sr_flipflop(s,r,clk,q,qbar); input
s,r,clk; output q,qbar; reg q,qbar; always@(posedge clk) begin case ({s,r}) 2'b00:q=q; 2'b01:q=1'b0; 2'b10:q=1'b1; 2'b11:q=1'bx; endcase qbar=~q; end endmodule CMOS XOR GATE module my_xor(a,b,out); input a,b; output out; wire e,f,g; supply1 pwr; supply0 gnd; assign c=~a; assign d=~b; pmos (e,pwr,c); pmos (e,pwr,d); pmos (out,e,a); pmos (out,e,b); nmos(out,f,a); nmos(f,gnd,b); nmos(out,g,c); nmos(g,gnd,d); endmodule
9.
SERIAL ADDER module serial_adder(count2,count1,count0,clk,a0,a1,a2,a3,a4,a5,a6,a7,a8,result,add); input
count2,count1,count0; input clk; input a0,a1,a2,a3,a4,a5,a6,a7,a8; output [3:0]add ,result; reg [3:0]result,add; always @ (posedge clk ) case ({count2,count1,count0}) 3'b000 :begin add=a0+a1; end 3'b001 :begin add=add+a2; end 3'b010 :begin add=add+a3; end 3'b011 :begin add=add+a4; end 3'b100 :begin add=add+a5; end 3'b101 :begin add=add+a6; end 3'b110 :begin add=add+a7; end 3'b111 :begin result=add+a8; end endcase endmodule
10.
TRAFFIC LIGHT CONTROLLER module
tlc(state2,state1,state0,clk,r0,y0,g0,p0,r1,y1,g1,p1); input state2,state1,state0; input clk; output r0,y0,g0,p0,r1,y1,g1,p1 ; reg r0,y0,g0,p0,r1,y1,g1,p1; always @ (posedge clk ) case ({state2,state1,state0}) 3'b000 :begin r0=1; y0=0; g0=0; p0=1; r1=1; y1=0; g1=0; p1=1; end 3'b001 :begin r0=0; y0=1; g0=0; p0=1; r1=1; y1=0; g1=0; p1=1; end 3'b010 :begin r0=0; y0=0; g0=1; p0=0; r1=1; y1=0; g1=0; p1=0; end
11.
3'b011 :begin r0=0; y0=1; g0=0; p0=0; r1=0; y1=1; g1=0; p1=0; end 3'b100 :begin r0=1; y0=0; g0=0; p0=0; r1=0; y1=0; g1=1; p1=0; end 3'b101
:begin r0=1; y0=0; g0=0; p0=0; r1=0; y1=1; g1=0; p1=0; end default :begin r0=0; y0=0; g0=0; p0=0; r1=0; y1=0; g1=0; p1=0; end endcase endmodule
Descargar ahora