SlideShare una empresa de Scribd logo
1 de 23
May 1, 2013 1
High Performance Integrated
Power Management
Platforms for LED lighting
Control & Other Applications
Dr.Shye Shapira
Director of RD
Power Management Platforms
TowerJazzChipex May 2013
May 1, 2013 22
Total 8˝ Equivalent Capacity of ≈1.7M WPY
May 1, 2013 3
Delivered Strong Annual Growth 2005-2012
102
187
231
252
299
509
611
639
0
100
200
300
400
500
600
700
2005 2006 2007 2008 2009 2010 2011 2012
$M
3
May 1, 2013 4
Drive For Better Power Management Solutions
• Power Management Solutions are required at every
Scale from National Grids to portable devices and
then within chips.
• Why : Every system of every dimension needs to
supply energy to each of its components just like the
flow . When they become sufficiently complex the
bottelneck becomes energy management and
Delivery .
• Looking into Biology : The Human Brain consumes
20% of the body energy.
4
May 1, 2013 5
•Digital Chip – (Managing Power at V~1V,I~1-100 mA)
•Small, Medium Portable System PDA, Cell phone,
Laptop. LED TV screen Motor Drives, Motherboard
Power Management, Audio Amplifiers (Vdd~5-100V,
I~ mA-20A)
•Off Grid Devices : Power Adapter, LED Lamp
(V~700V I~ 10mA- 1A)
•Large Portable System (Ships, Drilling Towers,
Airplanes, Spaceships )( V~1000-10000v, I -100 -
1000 A)
•Large Static system -> US national power Grid (Smart
Grid Programs) (V- 100kV?)
The (Electrical) Power Management Map
5
Integrated
Power
Management
:Drivers for Integration
Portability
Efficient Use of Energy (Grid Voltage, Lighting)
May 1, 2013 6
Integrated Power Management Application space
and Technology Solution
POE, FPD DC/DC, LED Backlight
TS35PM (5V CMOS)
PMIC, Digital Controlled Power
TS18PM (1.8/5V CMOS)
High Power/Motor Drive, POE
Isolated TS35/18PM
AC to DC up to 700V
TS100PM
•Scalable 7 to 60V Vds with low Rsp
•Embedded no mask-adder NVM
•Thick Power Metal (Cu /Al)
•60V Vgs, 80V Vds options
•Fully isolated devices with buried layers
•Up to 60V operation with low Rsp
•Noise isolation for >2 Amp applications
•Allows positive/negative bias
•1.8V CMOS for 125 Kgates/mm2
•Same HV modules as TS35PM
•Multi-Fab sourcing
•AC to DC conversion
•Industrial LED lighting
•High side driver available
Modular power management platform with best-in class performance and
design enablement (models, PDK, IP and Design Services)
May 1, 2013 7
Application Requirements: Expanding the Parameter Set
•Large voltage Range (0-60V, 700V)
•Large current Range/ Good Noise /Current Isolation
•High Density Logic
•High Density NVM Solutions
•High Performance ESD /LU
•Low Rdsonsp / Qg
•Accurate and detailed modeling
Contracting the Parameter Set
Optimize for
•Low process complexity / Cost
•Few Design Kits/ Process Families
TowerJazz Platform: Optimizing Conflicting Constraints
•Low cost high performance starting base platform (20 m 3lm)
Modules (0 mask NVM)
•Modularity :Tuning the complexity to the application
•Scalable solutions (Models Voltage)
Foundry Power Solution Mindset
May 1, 2013 8
Modularity: Flexibility balances Complexity
“Isolated Platform”
N+ Buried Layer, EPI growth and Sinkers
(3-4 additional layers + EPI)
“Base Platform” > 80v BVdss
Single gate oxide (5V) Scalable Voltage process with
0.18um design rules
20 layers for 3LM / Yflash NVM Module
“High Digital Density” add on to
the “Base Platform”
Power
Metal Options
Thick Al, 3.3um Cu
May 1, 2013 9
Step-Down (“Buck”) DC-DC Converter
Switching input to the
low-pass filter.
Ideal Efficiency 100%
9
Vo=Vin* Ton/(Ton+Toff)
May 1, 2013 10
Device Requirements : A Good (Integrated)
Switch
• High Breakdown Voltage
• High Conductivity at Small Size: (Low R per unit area in real space)
• Fast switching time (Low loss: Small gate charge Qg)
• Good Isolation : Does not interfere with other circuitry or destroy
itself.
Vs
Vd≤5-1000V
Vg≤5V
Rdrift
“Low Voltage”
Device /Switch
“Drift Layer”
How is the device made ?
May 1, 2013 11
Enhancement of BV by Drift Layer
• Drift layer enhances Vdd: When “low voltage” MOS on source side is
“off”, the drift layer depletes: Becomes insulating and sustains most of
the voltage .
• In “on” conditions the drift layer becomes a series Resistor. One plans
devices with the lowest resistance for a given breakdown voltage.
11
Slides for use in Integrated Power Management circuits by Shye Shapira Spring 2013
LDMOS
BV
Limits
MOS
BV
Limits
MOS
Operation
Region
Vgs
Vds
LDMOS Safe Operation Area (SOA)
Enhancement of MOS BV by Drift Layer
May 1, 2013 12
12
Rdson Reduction
STI Length is scaled to
achieve Rdson Bvdss
scalable tradeoff.
STI Replaced by LOCOS
To Achieve a better Tradeoff
Rdson Bvdss
N+
P-
Poly
STI
Slides for use in Integrated Power Management circuits by Shye Shapira Spring 2013
Self aligned Body implant
reduces footprint
Ehnanced Ndrift
doping Reduces
Rdson
Ehnanced
Pdoping
May 1, 2013 13
Figures of Merit: Qg
How much charge is needed
to drive into the gate to turn the switch on?
-> What is the switching time?
-> How much energy is dissipated per switch?
-> How efficient is the convertor
(one expects 95%)
Slides for use in Integrated Power Management circuits by Shye Shapira Spring 2013 13
May 1, 2013 14
Additional Process Modules
•Thick (3.3um) Top Copper layer for low resistivity
–Pad over device for area reduction
–Low Sheet Rho (5.5mW/sq)
–Standard Top Metal 2,(3-option) um Al
•“LOX” layer for 20% RdsOn reduction
•Unique “Y-Flash” Non-Volatile Memory for trimming
& code storage (zero to one additional layer)
–64b module for trimming
–4Kb and 16Kb modules for code storage
–One design can be programmed to become a family
of devices.
•5.7v Buried Zener Diode – one additional layer
TowerJazz Confidential
Poly
14
May 1, 2013 15
Continuous Voltage Scaling
TowerJazz Confidential
Why: Different applications require
slightly higher voltage margins. Moving
to the next discrete voltage bears a high
Rdson and Qg penalty .
BV [V]RdSp[mOhmmm^2]
Two Device
Offering 1 ,2Continuous Voltage
Device Offering
1
2
Rdson reduction by continuous
offering vs Two Device offering
Solution : Continuous Voltage Scaled Platform
•Rdson penalty for small increase in voltage is minimized.
•Scalable Voltage devices are accompanied by scalable voltage ESD protection
devices.
•Automated pcells allow simple control and predictability of Rdson in continuous
manner.
•Requires high end modeling solutions
May 1, 2013 16
0
20
40
60
80
100
0 20 40 60 80 100
Rdson(mohm-mm2)
BVdss [V]
Rdson vs. BVdss of nLDMOS transistor
TowerJazz Gen1
TowerJazz Gen1
TowerJazz Gen2
TowerJazz Gen3
TowerJazz Gen4 (in Dev)
2012 Enhancements
Engineering
Solution
May 1, 2013 17
Isolation against High Side and Low Side
Injection
17
Deep Nwell (WTN)
P-Body
M1
Drain
M1
Gate
M1
Source
& Body
N+P+
Poly
STI N+
Shallow Buried Layer
Isolation
Deep Buried Layer
Isolation
High Side Injection:
•Holes from Body to Drain Well
Diffuse to Substrate.
•Effect:
•High substrate currents
•Large Dissipation (Voltage Drop
Vdd), Device Destruction
•Mitigation : Shallow Buried layer
Low side Side Injection:
Electrons Injected From Drain To
Substrate
Effect: Large Substrate Current
Mitigation: P+ substrate
Isolated Drain
May 1, 2013 18
700V Technology
TowerJazz Confidential
May 1, 2013 19
700VHigh Side /Low Side Platforms
Low side platforms
include these
May 1, 2013 20
RdsOn of 700V Devices
5
7
9
11
13
15
17
19
21
400 500 600 700 800 900
RdsOn[Ω*mm²]
BVdss [V]
RdsOn Vs Breakdown Voltage
May 1, 2013 21
drain
source/body
(psub) gate
NBL (high
voltage region)
psub
dnblpsub_hs
21 /
Vdc
High Side
Low Side
Vh
Vo
Vs
External
Devices
load
LDMOS
Interconnection
Vdd
Bootstrap diode
High Side Circuits
R
700V High
Side Block
Diagram
Level Shifter
Floating
NMOS
TowerJazz Confidential
May 1, 2013 22
Further Reading
TowerJazz Confidential
Technology : www.towerjazz.com
Technical papers examples
(ieeexplore look up author et al and Jazz/ Tower / TowerJazz):
Z. Lee , 2007,Klein , 2008, Mayzeles 2008, Berkovitch 2010, Levin 2011,Kanawati 2011.
Svitliza 2011. Ophir-Arad 2012 Vardy 2012 Shapira 2012.
Review
• Course 046235 Integrated Power Management Platforms-Technion
• Fundamentals of Power Semiconductor Devices By Baliga, B. Jayant 2008
• Technology:
• acrc.ee.technion.ac.il/.../Shapira%20Power%20Technology%20ACRC_JULY_2010.pdf
Industry :
Integrated Power Management Platforms: The Entry of Fabless Design Houses to Power
Management System Design)GSA Forum June 2010)
,‫אייל‬ ‫אלון‬ Tapeout LED ‫ו‬ AC DC ‫לשימושי‬ ‫הספק‬ ‫ניהול‬ ‫פלטפורמות‬
‫תאורה‬ ‫והתקני‬ ‫ניידים‬ ‫להתקנים‬ ‫הספק‬ ‫ניהול‬ ‫פלטפורמות‬ Tapeout ‫שפירא‬ ‫שי‬
May 1, 2013 23

Más contenido relacionado

La actualidad más candente

Testing Pv Micro Inverters Using The Am Xs Four Quadrant Capability
Testing Pv Micro Inverters Using The Am Xs Four Quadrant CapabilityTesting Pv Micro Inverters Using The Am Xs Four Quadrant Capability
Testing Pv Micro Inverters Using The Am Xs Four Quadrant CapabilityTechnical Representatives, Inc.
 
Ornate Solar x Enphase
Ornate Solar x EnphaseOrnate Solar x Enphase
Ornate Solar x EnphaseOrnate Solar
 
ABB Training Colombia Inverters - Focus on residential and commercial solutio...
ABB Training Colombia Inverters - Focus on residential and commercial solutio...ABB Training Colombia Inverters - Focus on residential and commercial solutio...
ABB Training Colombia Inverters - Focus on residential and commercial solutio...Jesús Leyton P
 
Alternative Energy Solutions For Off Grid Sites
Alternative Energy Solutions For Off Grid SitesAlternative Energy Solutions For Off Grid Sites
Alternative Energy Solutions For Off Grid SitesEltek
 
Hacking the Conventional Data Center Infrastructure
Hacking the Conventional  Data Center InfrastructureHacking the Conventional  Data Center Infrastructure
Hacking the Conventional Data Center InfrastructureSchneider Electric
 
Solar powered led street light with auto intensity control
Solar powered led street light with auto intensity controlSolar powered led street light with auto intensity control
Solar powered led street light with auto intensity controlkanhaiya lal
 
What If You Never Had to Balance a Load Again? GP100: Balanced Load. Unparall...
What If You Never Had to Balance a Load Again? GP100: Balanced Load. Unparall...What If You Never Had to Balance a Load Again? GP100: Balanced Load. Unparall...
What If You Never Had to Balance a Load Again? GP100: Balanced Load. Unparall...GE Energy Connections
 
Solar powered LED street light with automated power supply system
Solar powered LED street light with automated power supply systemSolar powered LED street light with automated power supply system
Solar powered LED street light with automated power supply systemSangeeth Soman
 
Transformerless inverters with thin film technology-Danfoss thin film and pid...
Transformerless inverters with thin film technology-Danfoss thin film and pid...Transformerless inverters with thin film technology-Danfoss thin film and pid...
Transformerless inverters with thin film technology-Danfoss thin film and pid...Andreas ILIOU - Elektro- Solar
 
Automatic Solar night lamp
Automatic Solar night lampAutomatic Solar night lamp
Automatic Solar night lampSanjush Suresh
 
Low Power Adiabatic Logic Design
Low Power Adiabatic Logic DesignLow Power Adiabatic Logic Design
Low Power Adiabatic Logic DesignIOSRJECE
 
Adiabatic logic or clock powered logic
Adiabatic logic or clock powered logicAdiabatic logic or clock powered logic
Adiabatic logic or clock powered logicTuhinansu Pradhan
 
STREET LIGHT THAT GLOWS ON DETECTING VEHICLE MOVEMENT
STREET LIGHT THAT GLOWS ON DETECTING VEHICLE MOVEMENTSTREET LIGHT THAT GLOWS ON DETECTING VEHICLE MOVEMENT
STREET LIGHT THAT GLOWS ON DETECTING VEHICLE MOVEMENTm sivareddy
 
Solar street light controller
Solar street light controllerSolar street light controller
Solar street light controllerchhaviprasad
 

La actualidad más candente (20)

Testing Pv Micro Inverters Using The Am Xs Four Quadrant Capability
Testing Pv Micro Inverters Using The Am Xs Four Quadrant CapabilityTesting Pv Micro Inverters Using The Am Xs Four Quadrant Capability
Testing Pv Micro Inverters Using The Am Xs Four Quadrant Capability
 
9096 Enphase Introduction
9096 Enphase Introduction9096 Enphase Introduction
9096 Enphase Introduction
 
Ijetcas14 562
Ijetcas14 562Ijetcas14 562
Ijetcas14 562
 
Ornate Solar x Enphase
Ornate Solar x EnphaseOrnate Solar x Enphase
Ornate Solar x Enphase
 
ABB Training Colombia Inverters - Focus on residential and commercial solutio...
ABB Training Colombia Inverters - Focus on residential and commercial solutio...ABB Training Colombia Inverters - Focus on residential and commercial solutio...
ABB Training Colombia Inverters - Focus on residential and commercial solutio...
 
Energy xs (01-01-16)
Energy xs (01-01-16)Energy xs (01-01-16)
Energy xs (01-01-16)
 
Alternative Energy Solutions For Off Grid Sites
Alternative Energy Solutions For Off Grid SitesAlternative Energy Solutions For Off Grid Sites
Alternative Energy Solutions For Off Grid Sites
 
Hacking the Conventional Data Center Infrastructure
Hacking the Conventional  Data Center InfrastructureHacking the Conventional  Data Center Infrastructure
Hacking the Conventional Data Center Infrastructure
 
Solar powered led street light with auto intensity control
Solar powered led street light with auto intensity controlSolar powered led street light with auto intensity control
Solar powered led street light with auto intensity control
 
What If You Never Had to Balance a Load Again? GP100: Balanced Load. Unparall...
What If You Never Had to Balance a Load Again? GP100: Balanced Load. Unparall...What If You Never Had to Balance a Load Again? GP100: Balanced Load. Unparall...
What If You Never Had to Balance a Load Again? GP100: Balanced Load. Unparall...
 
Final talk trident-05-10-2021- dr p k rout-converted
Final talk trident-05-10-2021- dr p k rout-convertedFinal talk trident-05-10-2021- dr p k rout-converted
Final talk trident-05-10-2021- dr p k rout-converted
 
Solar powered LED street light with automated power supply system
Solar powered LED street light with automated power supply systemSolar powered LED street light with automated power supply system
Solar powered LED street light with automated power supply system
 
Transformerless inverters with thin film technology-Danfoss thin film and pid...
Transformerless inverters with thin film technology-Danfoss thin film and pid...Transformerless inverters with thin film technology-Danfoss thin film and pid...
Transformerless inverters with thin film technology-Danfoss thin film and pid...
 
Automatic Solar night lamp
Automatic Solar night lampAutomatic Solar night lamp
Automatic Solar night lamp
 
Low Power Adiabatic Logic Design
Low Power Adiabatic Logic DesignLow Power Adiabatic Logic Design
Low Power Adiabatic Logic Design
 
Adiabatic logic or clock powered logic
Adiabatic logic or clock powered logicAdiabatic logic or clock powered logic
Adiabatic logic or clock powered logic
 
STREET LIGHT THAT GLOWS ON DETECTING VEHICLE MOVEMENT
STREET LIGHT THAT GLOWS ON DETECTING VEHICLE MOVEMENTSTREET LIGHT THAT GLOWS ON DETECTING VEHICLE MOVEMENT
STREET LIGHT THAT GLOWS ON DETECTING VEHICLE MOVEMENT
 
SolarEdge_Distributed_Power_Harvesting_System_Overview
SolarEdge_Distributed_Power_Harvesting_System_OverviewSolarEdge_Distributed_Power_Harvesting_System_Overview
SolarEdge_Distributed_Power_Harvesting_System_Overview
 
poonkumaran
poonkumaranpoonkumaran
poonkumaran
 
Solar street light controller
Solar street light controllerSolar street light controller
Solar street light controller
 

Destacado

SFO15-100K2: Guest Keynote: Simon Segars, ARM CEO
SFO15-100K2: Guest Keynote: Simon Segars, ARM CEOSFO15-100K2: Guest Keynote: Simon Segars, ARM CEO
SFO15-100K2: Guest Keynote: Simon Segars, ARM CEOLinaro
 
Track d more performance less power - freescale final
Track d   more performance less power  - freescale finalTrack d   more performance less power  - freescale final
Track d more performance less power - freescale finalchiportal
 
Track F- Designing the kiler soc - sonics
Track F- Designing the kiler soc - sonicsTrack F- Designing the kiler soc - sonics
Track F- Designing the kiler soc - sonicschiportal
 
TRACK H: On-the-fly design exploration framework for simulation/ lior Altman
TRACK H: On-the-fly design exploration framework for simulation/ lior AltmanTRACK H: On-the-fly design exploration framework for simulation/ lior Altman
TRACK H: On-the-fly design exploration framework for simulation/ lior Altmanchiportal
 
TRACK B: Open source compliance in embedded systems/ Eli Greenbaum
TRACK B: Open source compliance in embedded systems/ Eli GreenbaumTRACK B: Open source compliance in embedded systems/ Eli Greenbaum
TRACK B: Open source compliance in embedded systems/ Eli Greenbaumchiportal
 
Roman Kaplan, Graduate Student,Technion
Roman Kaplan, Graduate Student,TechnionRoman Kaplan, Graduate Student,Technion
Roman Kaplan, Graduate Student,Technionchiportal
 
TRACK H: Using Formal Tools to Improve the Productivity of Verification at ST...
TRACK H: Using Formal Tools to Improve the Productivity of Verification at ST...TRACK H: Using Formal Tools to Improve the Productivity of Verification at ST...
TRACK H: Using Formal Tools to Improve the Productivity of Verification at ST...chiportal
 

Destacado (8)

SFO15-100K2: Guest Keynote: Simon Segars, ARM CEO
SFO15-100K2: Guest Keynote: Simon Segars, ARM CEOSFO15-100K2: Guest Keynote: Simon Segars, ARM CEO
SFO15-100K2: Guest Keynote: Simon Segars, ARM CEO
 
Track d more performance less power - freescale final
Track d   more performance less power  - freescale finalTrack d   more performance less power  - freescale final
Track d more performance less power - freescale final
 
Track F- Designing the kiler soc - sonics
Track F- Designing the kiler soc - sonicsTrack F- Designing the kiler soc - sonics
Track F- Designing the kiler soc - sonics
 
TRACK H: On-the-fly design exploration framework for simulation/ lior Altman
TRACK H: On-the-fly design exploration framework for simulation/ lior AltmanTRACK H: On-the-fly design exploration framework for simulation/ lior Altman
TRACK H: On-the-fly design exploration framework for simulation/ lior Altman
 
TRACK B: Open source compliance in embedded systems/ Eli Greenbaum
TRACK B: Open source compliance in embedded systems/ Eli GreenbaumTRACK B: Open source compliance in embedded systems/ Eli Greenbaum
TRACK B: Open source compliance in embedded systems/ Eli Greenbaum
 
Roman Kaplan, Graduate Student,Technion
Roman Kaplan, Graduate Student,TechnionRoman Kaplan, Graduate Student,Technion
Roman Kaplan, Graduate Student,Technion
 
TRACK H: Using Formal Tools to Improve the Productivity of Verification at ST...
TRACK H: Using Formal Tools to Improve the Productivity of Verification at ST...TRACK H: Using Formal Tools to Improve the Productivity of Verification at ST...
TRACK H: Using Formal Tools to Improve the Productivity of Verification at ST...
 
Ponencia Universidad de Valencia. 31 de enero de 2017.
Ponencia Universidad de Valencia.  31 de enero de 2017.Ponencia Universidad de Valencia.  31 de enero de 2017.
Ponencia Universidad de Valencia. 31 de enero de 2017.
 

Similar a TRACK A: High Performance Integrated Power Management Platforms for LED lighting Control & Other Applications/ Dr.Shye Shapira

Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1SUNODH GARLAPATI
 
Chip ex2011 towerjazz power
Chip ex2011 towerjazz powerChip ex2011 towerjazz power
Chip ex2011 towerjazz powerchiportal
 
Design of Memory Cell for Low Power Applications
Design of Memory Cell for Low Power ApplicationsDesign of Memory Cell for Low Power Applications
Design of Memory Cell for Low Power ApplicationsIJERA Editor
 
IRJET- Power Scheduling Algorithm based Power Optimization of Mpsocs
IRJET-  	  Power Scheduling Algorithm based Power Optimization of MpsocsIRJET-  	  Power Scheduling Algorithm based Power Optimization of Mpsocs
IRJET- Power Scheduling Algorithm based Power Optimization of MpsocsIRJET Journal
 
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
Analysis Of Power Dissipation  Amp  Low Power VLSI Chip DesignAnalysis Of Power Dissipation  Amp  Low Power VLSI Chip Design
Analysis Of Power Dissipation Amp Low Power VLSI Chip DesignBryce Nelson
 
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip DesignAnalysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip DesignEditor IJMTER
 
Two stage power conversion architecture suitable for wide range input voltage
Two stage power conversion architecture suitable for wide range input voltageTwo stage power conversion architecture suitable for wide range input voltage
Two stage power conversion architecture suitable for wide range input voltageLeMeniz Infotech
 
A Multi VDD Wide Voltage Range Up Level Shifter For Smart SoC Applications
A Multi VDD Wide Voltage Range Up Level Shifter For Smart SoC ApplicationsA Multi VDD Wide Voltage Range Up Level Shifter For Smart SoC Applications
A Multi VDD Wide Voltage Range Up Level Shifter For Smart SoC Applicationsbaba fayaz
 
Module Level Power Regulation
Module Level Power RegulationModule Level Power Regulation
Module Level Power RegulationTimothy Johnson
 
Power Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise ReductionPower Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise ReductionIJERA Editor
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignRajesh_navandar
 
Samsung SDI energy storage system
Samsung SDI energy storage systemSamsung SDI energy storage system
Samsung SDI energy storage systemSAMSUNG SDI
 
Hybrid modulated extended secondary universal current fed zvs converter for w...
Hybrid modulated extended secondary universal current fed zvs converter for w...Hybrid modulated extended secondary universal current fed zvs converter for w...
Hybrid modulated extended secondary universal current fed zvs converter for w...LeMeniz Infotech
 
STDevCon19_7.6_Power-Semis-New-Energy.pdf
STDevCon19_7.6_Power-Semis-New-Energy.pdfSTDevCon19_7.6_Power-Semis-New-Energy.pdf
STDevCon19_7.6_Power-Semis-New-Energy.pdfrcdemeo
 
ABB LOVOS Low Voltage Surge Arresters Presentation - Surge Arresters, Plugs &...
ABB LOVOS Low Voltage Surge Arresters Presentation - Surge Arresters, Plugs &...ABB LOVOS Low Voltage Surge Arresters Presentation - Surge Arresters, Plugs &...
ABB LOVOS Low Voltage Surge Arresters Presentation - Surge Arresters, Plugs &...Thorne & Derrick International
 
TechShanghai2016 - Wireless Power – Ready for Prime Time
TechShanghai2016 - Wireless Power – Ready for Prime TimeTechShanghai2016 - Wireless Power – Ready for Prime Time
TechShanghai2016 - Wireless Power – Ready for Prime TimeHardway Hou
 

Similar a TRACK A: High Performance Integrated Power Management Platforms for LED lighting Control & Other Applications/ Dr.Shye Shapira (20)

Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1
 
Chip ex2011 towerjazz power
Chip ex2011 towerjazz powerChip ex2011 towerjazz power
Chip ex2011 towerjazz power
 
Design of Memory Cell for Low Power Applications
Design of Memory Cell for Low Power ApplicationsDesign of Memory Cell for Low Power Applications
Design of Memory Cell for Low Power Applications
 
IRJET- Power Scheduling Algorithm based Power Optimization of Mpsocs
IRJET-  	  Power Scheduling Algorithm based Power Optimization of MpsocsIRJET-  	  Power Scheduling Algorithm based Power Optimization of Mpsocs
IRJET- Power Scheduling Algorithm based Power Optimization of Mpsocs
 
IC_Lectures_Updated.pdf
IC_Lectures_Updated.pdfIC_Lectures_Updated.pdf
IC_Lectures_Updated.pdf
 
M01052109115
M01052109115M01052109115
M01052109115
 
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
Analysis Of Power Dissipation  Amp  Low Power VLSI Chip DesignAnalysis Of Power Dissipation  Amp  Low Power VLSI Chip Design
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
 
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip DesignAnalysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
 
Two stage power conversion architecture suitable for wide range input voltage
Two stage power conversion architecture suitable for wide range input voltageTwo stage power conversion architecture suitable for wide range input voltage
Two stage power conversion architecture suitable for wide range input voltage
 
A Multi VDD Wide Voltage Range Up Level Shifter For Smart SoC Applications
A Multi VDD Wide Voltage Range Up Level Shifter For Smart SoC ApplicationsA Multi VDD Wide Voltage Range Up Level Shifter For Smart SoC Applications
A Multi VDD Wide Voltage Range Up Level Shifter For Smart SoC Applications
 
Module Level Power Regulation
Module Level Power RegulationModule Level Power Regulation
Module Level Power Regulation
 
Power Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise ReductionPower Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise Reduction
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC Design
 
Samsung SDI energy storage system
Samsung SDI energy storage systemSamsung SDI energy storage system
Samsung SDI energy storage system
 
Hybrid modulated extended secondary universal current fed zvs converter for w...
Hybrid modulated extended secondary universal current fed zvs converter for w...Hybrid modulated extended secondary universal current fed zvs converter for w...
Hybrid modulated extended secondary universal current fed zvs converter for w...
 
STDevCon19_7.6_Power-Semis-New-Energy.pdf
STDevCon19_7.6_Power-Semis-New-Energy.pdfSTDevCon19_7.6_Power-Semis-New-Energy.pdf
STDevCon19_7.6_Power-Semis-New-Energy.pdf
 
ABB LOVOS Low Voltage Surge Arresters Presentation - Surge Arresters, Plugs &...
ABB LOVOS Low Voltage Surge Arresters Presentation - Surge Arresters, Plugs &...ABB LOVOS Low Voltage Surge Arresters Presentation - Surge Arresters, Plugs &...
ABB LOVOS Low Voltage Surge Arresters Presentation - Surge Arresters, Plugs &...
 
Sleepy
SleepySleepy
Sleepy
 
TechShanghai2016 - Wireless Power – Ready for Prime Time
TechShanghai2016 - Wireless Power – Ready for Prime TimeTechShanghai2016 - Wireless Power – Ready for Prime Time
TechShanghai2016 - Wireless Power – Ready for Prime Time
 
5G peek
5G peek5G peek
5G peek
 

Más de chiportal

Prof. Zhihua Wang, Tsinghua University, Beijing, China
Prof. Zhihua Wang, Tsinghua University, Beijing, China Prof. Zhihua Wang, Tsinghua University, Beijing, China
Prof. Zhihua Wang, Tsinghua University, Beijing, China chiportal
 
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...chiportal
 
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...chiportal
 
Prof. Uri Weiser,Technion
Prof. Uri Weiser,TechnionProf. Uri Weiser,Technion
Prof. Uri Weiser,Technionchiportal
 
Ken Liao, Senior Associate VP, Faraday
Ken Liao, Senior Associate VP, FaradayKen Liao, Senior Associate VP, Faraday
Ken Liao, Senior Associate VP, Faradaychiportal
 
Prof. Danny Raz, Director, Bell Labs Israel, Nokia
 Prof. Danny Raz, Director, Bell Labs Israel, Nokia  Prof. Danny Raz, Director, Bell Labs Israel, Nokia
Prof. Danny Raz, Director, Bell Labs Israel, Nokia chiportal
 
Marco Casale-Rossi, Product Mktg. Manager, Synopsys
Marco Casale-Rossi, Product Mktg. Manager, SynopsysMarco Casale-Rossi, Product Mktg. Manager, Synopsys
Marco Casale-Rossi, Product Mktg. Manager, Synopsyschiportal
 
Dr.Efraim Aharoni, ESD Leader, TowerJazz
Dr.Efraim Aharoni, ESD Leader, TowerJazzDr.Efraim Aharoni, ESD Leader, TowerJazz
Dr.Efraim Aharoni, ESD Leader, TowerJazzchiportal
 
Eddy Kvetny, System Engineering Group Leader, Intel
Eddy Kvetny, System Engineering Group Leader, IntelEddy Kvetny, System Engineering Group Leader, Intel
Eddy Kvetny, System Engineering Group Leader, Intelchiportal
 
Dr. John Bainbridge, Principal Application Architect, NetSpeed
 Dr. John Bainbridge, Principal Application Architect, NetSpeed  Dr. John Bainbridge, Principal Application Architect, NetSpeed
Dr. John Bainbridge, Principal Application Architect, NetSpeed chiportal
 
Xavier van Ruymbeke, App. Engineer, Arteris
Xavier van Ruymbeke, App. Engineer, ArterisXavier van Ruymbeke, App. Engineer, Arteris
Xavier van Ruymbeke, App. Engineer, Arterischiportal
 
Asi Lifshitz, VP R&D, Vtool
Asi Lifshitz, VP R&D, VtoolAsi Lifshitz, VP R&D, Vtool
Asi Lifshitz, VP R&D, Vtoolchiportal
 
Zvika Rozenshein,General Manager, EngineeringIQ
Zvika Rozenshein,General Manager, EngineeringIQZvika Rozenshein,General Manager, EngineeringIQ
Zvika Rozenshein,General Manager, EngineeringIQchiportal
 
Lewis Chu,Marketing Director,GUC
Lewis Chu,Marketing Director,GUC Lewis Chu,Marketing Director,GUC
Lewis Chu,Marketing Director,GUC chiportal
 
Kunal Varshney, VLSI Engineer, Open-Silicon
Kunal Varshney, VLSI Engineer, Open-SiliconKunal Varshney, VLSI Engineer, Open-Silicon
Kunal Varshney, VLSI Engineer, Open-Siliconchiportal
 
Gert Goossens,Sen. Director, ASIP Tools, Synopsys
Gert Goossens,Sen. Director, ASIP Tools, SynopsysGert Goossens,Sen. Director, ASIP Tools, Synopsys
Gert Goossens,Sen. Director, ASIP Tools, Synopsyschiportal
 
Tuvia Liran, Director of VLSI, Nano Retina
Tuvia Liran, Director of VLSI, Nano RetinaTuvia Liran, Director of VLSI, Nano Retina
Tuvia Liran, Director of VLSI, Nano Retinachiportal
 
Sagar Kadam, Lead Software Engineer, Open-Silicon
Sagar Kadam, Lead Software Engineer, Open-SiliconSagar Kadam, Lead Software Engineer, Open-Silicon
Sagar Kadam, Lead Software Engineer, Open-Siliconchiportal
 
Ronen Shtayer,Director of ASG Operations & PMO, NXP Semiconductor
Ronen Shtayer,Director of ASG Operations & PMO, NXP SemiconductorRonen Shtayer,Director of ASG Operations & PMO, NXP Semiconductor
Ronen Shtayer,Director of ASG Operations & PMO, NXP Semiconductorchiportal
 
Prof. Emanuel Cohen, Technion
Prof. Emanuel Cohen, TechnionProf. Emanuel Cohen, Technion
Prof. Emanuel Cohen, Technionchiportal
 

Más de chiportal (20)

Prof. Zhihua Wang, Tsinghua University, Beijing, China
Prof. Zhihua Wang, Tsinghua University, Beijing, China Prof. Zhihua Wang, Tsinghua University, Beijing, China
Prof. Zhihua Wang, Tsinghua University, Beijing, China
 
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
 
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
 
Prof. Uri Weiser,Technion
Prof. Uri Weiser,TechnionProf. Uri Weiser,Technion
Prof. Uri Weiser,Technion
 
Ken Liao, Senior Associate VP, Faraday
Ken Liao, Senior Associate VP, FaradayKen Liao, Senior Associate VP, Faraday
Ken Liao, Senior Associate VP, Faraday
 
Prof. Danny Raz, Director, Bell Labs Israel, Nokia
 Prof. Danny Raz, Director, Bell Labs Israel, Nokia  Prof. Danny Raz, Director, Bell Labs Israel, Nokia
Prof. Danny Raz, Director, Bell Labs Israel, Nokia
 
Marco Casale-Rossi, Product Mktg. Manager, Synopsys
Marco Casale-Rossi, Product Mktg. Manager, SynopsysMarco Casale-Rossi, Product Mktg. Manager, Synopsys
Marco Casale-Rossi, Product Mktg. Manager, Synopsys
 
Dr.Efraim Aharoni, ESD Leader, TowerJazz
Dr.Efraim Aharoni, ESD Leader, TowerJazzDr.Efraim Aharoni, ESD Leader, TowerJazz
Dr.Efraim Aharoni, ESD Leader, TowerJazz
 
Eddy Kvetny, System Engineering Group Leader, Intel
Eddy Kvetny, System Engineering Group Leader, IntelEddy Kvetny, System Engineering Group Leader, Intel
Eddy Kvetny, System Engineering Group Leader, Intel
 
Dr. John Bainbridge, Principal Application Architect, NetSpeed
 Dr. John Bainbridge, Principal Application Architect, NetSpeed  Dr. John Bainbridge, Principal Application Architect, NetSpeed
Dr. John Bainbridge, Principal Application Architect, NetSpeed
 
Xavier van Ruymbeke, App. Engineer, Arteris
Xavier van Ruymbeke, App. Engineer, ArterisXavier van Ruymbeke, App. Engineer, Arteris
Xavier van Ruymbeke, App. Engineer, Arteris
 
Asi Lifshitz, VP R&D, Vtool
Asi Lifshitz, VP R&D, VtoolAsi Lifshitz, VP R&D, Vtool
Asi Lifshitz, VP R&D, Vtool
 
Zvika Rozenshein,General Manager, EngineeringIQ
Zvika Rozenshein,General Manager, EngineeringIQZvika Rozenshein,General Manager, EngineeringIQ
Zvika Rozenshein,General Manager, EngineeringIQ
 
Lewis Chu,Marketing Director,GUC
Lewis Chu,Marketing Director,GUC Lewis Chu,Marketing Director,GUC
Lewis Chu,Marketing Director,GUC
 
Kunal Varshney, VLSI Engineer, Open-Silicon
Kunal Varshney, VLSI Engineer, Open-SiliconKunal Varshney, VLSI Engineer, Open-Silicon
Kunal Varshney, VLSI Engineer, Open-Silicon
 
Gert Goossens,Sen. Director, ASIP Tools, Synopsys
Gert Goossens,Sen. Director, ASIP Tools, SynopsysGert Goossens,Sen. Director, ASIP Tools, Synopsys
Gert Goossens,Sen. Director, ASIP Tools, Synopsys
 
Tuvia Liran, Director of VLSI, Nano Retina
Tuvia Liran, Director of VLSI, Nano RetinaTuvia Liran, Director of VLSI, Nano Retina
Tuvia Liran, Director of VLSI, Nano Retina
 
Sagar Kadam, Lead Software Engineer, Open-Silicon
Sagar Kadam, Lead Software Engineer, Open-SiliconSagar Kadam, Lead Software Engineer, Open-Silicon
Sagar Kadam, Lead Software Engineer, Open-Silicon
 
Ronen Shtayer,Director of ASG Operations & PMO, NXP Semiconductor
Ronen Shtayer,Director of ASG Operations & PMO, NXP SemiconductorRonen Shtayer,Director of ASG Operations & PMO, NXP Semiconductor
Ronen Shtayer,Director of ASG Operations & PMO, NXP Semiconductor
 
Prof. Emanuel Cohen, Technion
Prof. Emanuel Cohen, TechnionProf. Emanuel Cohen, Technion
Prof. Emanuel Cohen, Technion
 

TRACK A: High Performance Integrated Power Management Platforms for LED lighting Control & Other Applications/ Dr.Shye Shapira

  • 1. May 1, 2013 1 High Performance Integrated Power Management Platforms for LED lighting Control & Other Applications Dr.Shye Shapira Director of RD Power Management Platforms TowerJazzChipex May 2013
  • 2. May 1, 2013 22 Total 8˝ Equivalent Capacity of ≈1.7M WPY
  • 3. May 1, 2013 3 Delivered Strong Annual Growth 2005-2012 102 187 231 252 299 509 611 639 0 100 200 300 400 500 600 700 2005 2006 2007 2008 2009 2010 2011 2012 $M 3
  • 4. May 1, 2013 4 Drive For Better Power Management Solutions • Power Management Solutions are required at every Scale from National Grids to portable devices and then within chips. • Why : Every system of every dimension needs to supply energy to each of its components just like the flow . When they become sufficiently complex the bottelneck becomes energy management and Delivery . • Looking into Biology : The Human Brain consumes 20% of the body energy. 4
  • 5. May 1, 2013 5 •Digital Chip – (Managing Power at V~1V,I~1-100 mA) •Small, Medium Portable System PDA, Cell phone, Laptop. LED TV screen Motor Drives, Motherboard Power Management, Audio Amplifiers (Vdd~5-100V, I~ mA-20A) •Off Grid Devices : Power Adapter, LED Lamp (V~700V I~ 10mA- 1A) •Large Portable System (Ships, Drilling Towers, Airplanes, Spaceships )( V~1000-10000v, I -100 - 1000 A) •Large Static system -> US national power Grid (Smart Grid Programs) (V- 100kV?) The (Electrical) Power Management Map 5 Integrated Power Management :Drivers for Integration Portability Efficient Use of Energy (Grid Voltage, Lighting)
  • 6. May 1, 2013 6 Integrated Power Management Application space and Technology Solution POE, FPD DC/DC, LED Backlight TS35PM (5V CMOS) PMIC, Digital Controlled Power TS18PM (1.8/5V CMOS) High Power/Motor Drive, POE Isolated TS35/18PM AC to DC up to 700V TS100PM •Scalable 7 to 60V Vds with low Rsp •Embedded no mask-adder NVM •Thick Power Metal (Cu /Al) •60V Vgs, 80V Vds options •Fully isolated devices with buried layers •Up to 60V operation with low Rsp •Noise isolation for >2 Amp applications •Allows positive/negative bias •1.8V CMOS for 125 Kgates/mm2 •Same HV modules as TS35PM •Multi-Fab sourcing •AC to DC conversion •Industrial LED lighting •High side driver available Modular power management platform with best-in class performance and design enablement (models, PDK, IP and Design Services)
  • 7. May 1, 2013 7 Application Requirements: Expanding the Parameter Set •Large voltage Range (0-60V, 700V) •Large current Range/ Good Noise /Current Isolation •High Density Logic •High Density NVM Solutions •High Performance ESD /LU •Low Rdsonsp / Qg •Accurate and detailed modeling Contracting the Parameter Set Optimize for •Low process complexity / Cost •Few Design Kits/ Process Families TowerJazz Platform: Optimizing Conflicting Constraints •Low cost high performance starting base platform (20 m 3lm) Modules (0 mask NVM) •Modularity :Tuning the complexity to the application •Scalable solutions (Models Voltage) Foundry Power Solution Mindset
  • 8. May 1, 2013 8 Modularity: Flexibility balances Complexity “Isolated Platform” N+ Buried Layer, EPI growth and Sinkers (3-4 additional layers + EPI) “Base Platform” > 80v BVdss Single gate oxide (5V) Scalable Voltage process with 0.18um design rules 20 layers for 3LM / Yflash NVM Module “High Digital Density” add on to the “Base Platform” Power Metal Options Thick Al, 3.3um Cu
  • 9. May 1, 2013 9 Step-Down (“Buck”) DC-DC Converter Switching input to the low-pass filter. Ideal Efficiency 100% 9 Vo=Vin* Ton/(Ton+Toff)
  • 10. May 1, 2013 10 Device Requirements : A Good (Integrated) Switch • High Breakdown Voltage • High Conductivity at Small Size: (Low R per unit area in real space) • Fast switching time (Low loss: Small gate charge Qg) • Good Isolation : Does not interfere with other circuitry or destroy itself. Vs Vd≤5-1000V Vg≤5V Rdrift “Low Voltage” Device /Switch “Drift Layer” How is the device made ?
  • 11. May 1, 2013 11 Enhancement of BV by Drift Layer • Drift layer enhances Vdd: When “low voltage” MOS on source side is “off”, the drift layer depletes: Becomes insulating and sustains most of the voltage . • In “on” conditions the drift layer becomes a series Resistor. One plans devices with the lowest resistance for a given breakdown voltage. 11 Slides for use in Integrated Power Management circuits by Shye Shapira Spring 2013 LDMOS BV Limits MOS BV Limits MOS Operation Region Vgs Vds LDMOS Safe Operation Area (SOA) Enhancement of MOS BV by Drift Layer
  • 12. May 1, 2013 12 12 Rdson Reduction STI Length is scaled to achieve Rdson Bvdss scalable tradeoff. STI Replaced by LOCOS To Achieve a better Tradeoff Rdson Bvdss N+ P- Poly STI Slides for use in Integrated Power Management circuits by Shye Shapira Spring 2013 Self aligned Body implant reduces footprint Ehnanced Ndrift doping Reduces Rdson Ehnanced Pdoping
  • 13. May 1, 2013 13 Figures of Merit: Qg How much charge is needed to drive into the gate to turn the switch on? -> What is the switching time? -> How much energy is dissipated per switch? -> How efficient is the convertor (one expects 95%) Slides for use in Integrated Power Management circuits by Shye Shapira Spring 2013 13
  • 14. May 1, 2013 14 Additional Process Modules •Thick (3.3um) Top Copper layer for low resistivity –Pad over device for area reduction –Low Sheet Rho (5.5mW/sq) –Standard Top Metal 2,(3-option) um Al •“LOX” layer for 20% RdsOn reduction •Unique “Y-Flash” Non-Volatile Memory for trimming & code storage (zero to one additional layer) –64b module for trimming –4Kb and 16Kb modules for code storage –One design can be programmed to become a family of devices. •5.7v Buried Zener Diode – one additional layer TowerJazz Confidential Poly 14
  • 15. May 1, 2013 15 Continuous Voltage Scaling TowerJazz Confidential Why: Different applications require slightly higher voltage margins. Moving to the next discrete voltage bears a high Rdson and Qg penalty . BV [V]RdSp[mOhmmm^2] Two Device Offering 1 ,2Continuous Voltage Device Offering 1 2 Rdson reduction by continuous offering vs Two Device offering Solution : Continuous Voltage Scaled Platform •Rdson penalty for small increase in voltage is minimized. •Scalable Voltage devices are accompanied by scalable voltage ESD protection devices. •Automated pcells allow simple control and predictability of Rdson in continuous manner. •Requires high end modeling solutions
  • 16. May 1, 2013 16 0 20 40 60 80 100 0 20 40 60 80 100 Rdson(mohm-mm2) BVdss [V] Rdson vs. BVdss of nLDMOS transistor TowerJazz Gen1 TowerJazz Gen1 TowerJazz Gen2 TowerJazz Gen3 TowerJazz Gen4 (in Dev) 2012 Enhancements Engineering Solution
  • 17. May 1, 2013 17 Isolation against High Side and Low Side Injection 17 Deep Nwell (WTN) P-Body M1 Drain M1 Gate M1 Source & Body N+P+ Poly STI N+ Shallow Buried Layer Isolation Deep Buried Layer Isolation High Side Injection: •Holes from Body to Drain Well Diffuse to Substrate. •Effect: •High substrate currents •Large Dissipation (Voltage Drop Vdd), Device Destruction •Mitigation : Shallow Buried layer Low side Side Injection: Electrons Injected From Drain To Substrate Effect: Large Substrate Current Mitigation: P+ substrate Isolated Drain
  • 18. May 1, 2013 18 700V Technology TowerJazz Confidential
  • 19. May 1, 2013 19 700VHigh Side /Low Side Platforms Low side platforms include these
  • 20. May 1, 2013 20 RdsOn of 700V Devices 5 7 9 11 13 15 17 19 21 400 500 600 700 800 900 RdsOn[Ω*mm²] BVdss [V] RdsOn Vs Breakdown Voltage
  • 21. May 1, 2013 21 drain source/body (psub) gate NBL (high voltage region) psub dnblpsub_hs 21 / Vdc High Side Low Side Vh Vo Vs External Devices load LDMOS Interconnection Vdd Bootstrap diode High Side Circuits R 700V High Side Block Diagram Level Shifter Floating NMOS TowerJazz Confidential
  • 22. May 1, 2013 22 Further Reading TowerJazz Confidential Technology : www.towerjazz.com Technical papers examples (ieeexplore look up author et al and Jazz/ Tower / TowerJazz): Z. Lee , 2007,Klein , 2008, Mayzeles 2008, Berkovitch 2010, Levin 2011,Kanawati 2011. Svitliza 2011. Ophir-Arad 2012 Vardy 2012 Shapira 2012. Review • Course 046235 Integrated Power Management Platforms-Technion • Fundamentals of Power Semiconductor Devices By Baliga, B. Jayant 2008 • Technology: • acrc.ee.technion.ac.il/.../Shapira%20Power%20Technology%20ACRC_JULY_2010.pdf Industry : Integrated Power Management Platforms: The Entry of Fabless Design Houses to Power Management System Design)GSA Forum June 2010) ,‫אייל‬ ‫אלון‬ Tapeout LED ‫ו‬ AC DC ‫לשימושי‬ ‫הספק‬ ‫ניהול‬ ‫פלטפורמות‬ ‫תאורה‬ ‫והתקני‬ ‫ניידים‬ ‫להתקנים‬ ‫הספק‬ ‫ניהול‬ ‫פלטפורמות‬ Tapeout ‫שפירא‬ ‫שי‬