This document contains two questions about finite state machines (FSM). Question A asks to create a Moore FSM with input X and output Y such that when X changes from 0 to 1, Y will be 1 for five clock cycles before returning to 0, even if X stays 1. Question B asks to create a Mealy FSM with the same behavior described in Question A.